

Advanced Micro Devices

Linear and Interface Data Book

Copyright @ 1979 by Advanced Micro Devices, Inc.

	ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STD-883
	comparations 2
	DATA CONVERSION PRODUCTS
	LINE DRIVERS/RECEIVERS
	MOS MEMORY AND MICROPROCESSOR INTERFACE
	OPERATIONAL AMPLIFIERS
	SPECIAL FUNCTIONS
>	VOLTAGE REGULATORS 8
>	PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS

Wall.

Section I

Numeric Index	1-1
Functional Index	1-6
Selection Guides	
Industry Cross-Reference	
Dice Policy	
Ordering Information	
MIL-M-38510/MIL-STD-883	

П

NUMERIC INDEX

Product	Description	P age
Am0026	5MHz Two-Phase MOS Clock Driver	5-1
Am0056	5MHz Two-Phase MOS Clock Driver	5-7
AmDAC-08	8-Bit High-Speed Multiplying D/A Converter	3-1
Am101	Operational Amplifier	6-1
Am101A	Operational Amplifier	6-5
Am102	Voltage Follower	6-10
Am105	Voltage Regulator	8-1
Am106	Voltage Comparator/Buffer	
Am107	Frequency Compensated Operational Amplifier	6-14
Am108	Operational Amplifier	6-18
Am108A	Operational Amplifier	6-18
Am110	Voltage Follower	6-22
Am111	Precision Voltage Comparator	2-5
Am112	Compensated High-Performance Operational Amplifier	6-26
Am118	High-Speed Operational Amplifier	6-30
Am119	Dual Voltage Comparator	
Am124	Quad Operational Amplifier	6-36
Am124A	Quad Operational Amplifier	6-36
Am139	Low Offset Voltage Quad Comparator	2-13
Am139A	Low Offset Voltage Quad Comparator	2-13
Am1408	8-Bit Multiplying D/A Converter	
SSS1408A	8-Bit Multiplying D/A Converter	
Am1458	Dual Frequency Compensated Operational Amplifier	
Am148	Quad 741 Operational Amplifier	
Am1488	Quad RS-232C Line Driver	4-1
Am1489	Quad RS-232C Line Receiver	4-4
Am1489A	Quad RS-232C Line Receiver	
Am149	Quad 741 Operational Amplifier	6-41
Am1500	Dual Precision Voltage Comparator	
Am1501	Dual Operational Amplifier	6-90
Am1508	8-Bit Multiplying D/A Converter	
SSS1508A	8-Bit Multiplying D/A Converter	3-14
LF155	JFET Input Operational Amplifier	
LF155A	JFET Input Operational Amplifier	
Am1558	Dual Frequency Compensated Operational Amplifier	
LF156	JFET Input Operational Amplifier	
LF156A	JFET Input Operational Amplifier	
LF157	JFET Input Operational Amplifier	
LF157A	JFET Input Operational Amplifier	6-43
Am1692	Three-State Differential Line Drivers	4-8
LF198	Monolithic Sample and Hold Circuits	3-7
Am201	Operational Amplifier	
Am201A	Operational Amplifier	
Am202	Voltage Follower	6-10
Am205	Voltage Regulator	8-1
Am206	Voltage Comparator/Buffer	2-1
Am207	Frequency Compensated Operational Amplifier	
Am208	Operational Amplifier	6-18
Am208A	Operational Amplifier	
Am210	Voltage Follower	
LH2101A	Dual Operational Amplifier	6-99

Product	Description	Page
Am211	Precision Voltage Comparator	
LH2111	Dual Precision Voltage Comparator	
Am212	Compensated, High-Performance Operational Amplifier	
Am216	Compensated, High-Performance Operational Amplifier	
Am216A	Compensated, High Performance Operational Amplifier	
Am218	High-Speed Operational Amplifier	
Am219	Dual Voltage Comparator	
LH2201A	Dual Operational Amplifier	
LH2211	Dual Precision Voltage Comparator	
Am224	Quad Operational Amplifier	
Am224A	Quad Operational Amplifier	
LH2301A	Dual Operational Amplifier	
LH2311	Dual Precision Voltage Comparator	
Am239	Low Offset Voltage Quad Comparator	2-13
Am239A	Low Offset Voltage Quad Comparator	2-13
Am248	Quad 741 Operational Amplifier	6-41
Am249	Quad 741 Operational Amplifier	
Am2502	8-Bit/12-Bit Successive Approximation Registers	
Am25L02	Low-Power, 8-Bit/12-Bit Successive Approximation Registers	
Am2503	8-Bit/12-Bit Successive Approximation Registers	3-18
Am25L03	Low-Power, 8-Bit/12-Bit Successive Approximation Registers	3-24
Am2504	8-Bit/12-Bit Successive Approximation Registers	3-18
Am25L04	Low-Power, 8-Bit/12-Bit Successive Approximation Registers	3-24
Am25LS240	Octal Buffer; Inverting, Three-State	4-13
Am25LS241	Octal Buffer; Non-Inverting, Three-State	4-17
Am25LS242	Quad Three-State Transceiver	4-21
Am25LS243	Quad Three-State Transceiver	4-21
Am25LS244	Octal Buffer Non-Inverting, Three-State	4-17
LF255	JFET Input Operational Amplifier	6-43
LF255A	JFET Input Operational Amplifier	6-43
LF256	JFET Input Operational Amplifier	6-43
LF256A	JFET Input Operational Amplifier	6-43
LF257	JFET Input Operational Amplifier	6-43
LF257A	JFET Input Operational Amplifier	6-43
Am26S10	Quad Bus Transceiver	4-57
Am26S11	Quad Bus Transceiver	4-57
Am26S12	Quad Bus Transceiver	4-62
Am26S12A	Quad Bus Transceiver	
Am2614	Quad Single-Ended Line Driver	
Am2615	Dual Line Receiver	. 4-72
Am2616	Quad MIL-188C and RS-232C Line Driver	
Am2617	Quad RS-232C Line Receiver	4-82
Am26LS29	Quad Three-State Single Ended RS-423 Line Driver	. 4-26
Am26LS30	Dual Differential RS-422 Party Line/Quad Single Ended	
	RS-423 Line Driver	
Am26LS31	Quad RS-422 High Speed Differential Line Driver	
Am26LS32	Quad RS-422 and RS-423 Differential Line Receiver	
Am26LS33	Quad Differential Line Receiver	
Am2905	Quad Two-Input OC Bus Transceiver with Three-State Receiver	. 4-86
Am2906	Quad Two-Input OC Bus Transceiver with Parity	. 4-92

Product	Description	Page
Am2907	Quad Bus Transceiver with Interface Logic	4-98
Am2908	Quad Bus Transceiver with Interface Logic	4-98
Am2915A	Quad Three-State Bus Transceiver with Interface Logic	4-107
Am2916A	Quad Three-State Bus Transceiver with Interface Logic	4-113
Am2917A	Quad Three-State Bus Transceiver with Interface Logic	4-119
LF298	Monolithic Sample and Hold Circuits	3-7
Am301	Operational Amplifier	6-1
Am301A	Operational Amplifier	6-5
Am302	Voltage Follower	6-10
Am305	Voltage Regulator	8-1
Am305A	Voltage Regulator	8-1
Am306	Voltage Comparator/Buffer	2-1
Am307	Frequency Compensated Operational Amplifier	6-14
Am308	Operational Amplifier	
Am308A	Operational Amplifier	6-18
Am310	Voltage Follower	6-22
Am311	Precision Voltage Comparator	2-5
Am312	Compensated, High-Performance Operational Amplifier	6-26
Am316	Compensated, High-Performance Operational Amplifier	
Am316A	Compensated, High-Performance Operational Amplifier	6-51
Am318	High-Speed Operational Amplifier	
Am319	Dual Voltage Comparator	
Am3212	8-Bit Input/Output Port	4-125
Am3216	4-Bit Parallel Bidirectional Bus Driver	
Am3226	4-Bit Parallel Bidirectional Bus Driver	4-132
Am324	Quad Operational Amplifier	6-36
Am324A	Quad Operational Amplifier	
Am339	Low Offset Voltage Quad Comparator	2-13
Am339A	Low Offset Voltage Quad Comparator	2-13
Am3448A	IEEE-488 Quad Bidirectional Transceiver	4-137
Am348	Quad 741 Operational Amplifier	6-41
Am349	Quad 741 Operational Amplifier	
LF355	JFET Input Operational Amplifier	6-43
LF355A	JFET Input Operational Amplifier	6-43
LF356	JFET Input Operational Amplifier	6-43
LF356A	JFET Input Operational Amplifier	6-43
LF357	JFET Input Operational Amplifier	6-43
LF357A	JFET Input Operational Amplifier	6-43
Am3692	Three-State Differential Line Drivers	
LF398	Monolithic Sample and Hold Circuits	3-7
Am54LS240	Octal Buffer; Inverting, Three-State	4-13
Am54S240	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	4-142
Am54LS241	Octal Buffer; Non-Inverting, Three-State	
Am54S241	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	4-142
Am54LS242	Quad Three-State Bus Transceiver	4-21
Am54S242	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	4-142
Am54LS243	Quad Three-State Bus Transceiver	
Am54S243	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	
Am54LS244	Octal Buffer, Non-Inverting, Three-State	
Am54S244	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	
Am55107B	Dual Line Receiver	4-147



Product	Description	Page
Am55108B	Dual Line Receiver	4-147
Am55109	Dual Line Receiver	
Am55110	Dual Line Driver	
Am592	Differential Video Amplifier	
Am6070	Companding D-to-A Converter for Control Systems	3-28
Am6071	Companding D-to-A Converter for Control Systems	3-40
Am6072	Companding D-to-A Converter for PCM Communication Systems	3-52
Am6073	Companding D-to-A Converter for PCM Communication Systems	3-64
Am6080	Microprocessor System Compatible 8-Bit High-Speed	
	Multiplying D/A Converter	3-76
Am6081	Microprocessor System Compatible 8-Bit High-Speed	
	Multiplying D/A Converter	3-84
Am685	Voltage Comparator	2-19
Am686	Voltage Comparator	2-27
Am687	Dual Voltage Comparator	2-29
Am715	High-Speed Operational Amplifier	6-55
Am715C	High-Speed Operational Amplifier	6-55
Am71LS95	Three-State Octal Buffers	4-159
Am71LS96	Three-State Octal Buffers	4-159
Am71LS97	Three-State Octal Buffers	4-159
Am71LS98	Three-State Octal Buffers	4-159
Am723	Voltage Regulator	8- 5
Am723C	Voltage Regulator	8-5
Am725	Instrumentation Operational Amplifier	6-59
SSS725	High-Performance Operational Amplifier	6-64
Am725C	Instrumentation Operational Amplifier	6-59
Am7303B	Octal Three-State Inverting Bidirectional Transceiver	
Am7304B	Octal Three-State Bidirectional Transceiver	4-168
Am733	Differential Video Amplifier	7-4
Am733C	Differential Video Amplifier	7-4
Am741	Frequency-Compensated Operational Amplifier	6-70
SSS741	Frequency-Compensated Operational Amplifier	6-64
Am741A	Frequency-Compensated Operational Amplifier	6-70
Am74LS240	Octal Buffer; Inverting, Three-State	4-13
Am74S240	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	4-142
Am74LS241	Octal Buffer; Non-Inverting, Three-State	4-17
Am74S241	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	4-142
Am74LS242	Quad Three-State Bus Transceiver	
Am74S242	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	4-142
Am74LS243	Quad Three-State Bus Transceiver	
Am74S243	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	
Am74LS244	Octal Buffer, Non-Inverting, Three-State	4-17
Am74S244	Octal Buffer/Line Driver/Line Receiver with Three-State Outputs	
Am747	Dual Frequency-Compensated Operational Amplifier	
SSS747	Dual Frequency-Compensated Operational Amplifier	
Am747A	Dual Frequency-Compensated Operational Amplifier	
Am748	Operational Amplifier	
Am748C	Operational Amplifier	
Am75107B	Dual Line Receiver	
Am75108B	Dual Line Receiver	
Am75100	Dual Line Receiver	4-153

Product	Description	Page
Am75110	Dual Line Driver	4-153
Am7820	Dual Differential Line Receiver	4-173
Am7820A	Dual Differential Line Receiver	4-173
Am7830	Dual Differential Line Driver	4-178
Am7831	Three-State Line Driver	4-182
Am7832	Three-State Line Driver	4-182
Am7838	Quad Unified Bus Transceiver	4-188
Am81LS95	Three-State Octal Buffers	4-159
Am81LS96	Three-State Octal Buffers	4-159
Am81LS97	Three-State Octal Buffers	4-159
Am81LS98	Three-State Octal Buffers	4-159
Am8212	8-Bit Input-Output Port	4-125
Am8216	4-Bit Parallel Bidirectional Bus Driver	4-132
Am8224	Clock Generator and Driver	5-13
Am8226	4-Bit Parallel Bidirectional Bus	4-132
Am8228	System Controller and Bus Driver	5-20
Am8238	System Controller and Bus Driver	5-20
Am8T26	Schottky Three-State Quad Bus Driver/Receiver	4-190
Am8T26A	Schottky Three-State Quad Bus Driver/Receiver	4-195
Am8T28	Schottky Three-State Quad Bus Driver/Receiver	4-195
Am8303B	Octal Three-State Inverting Bidirectional Transceiver	4-163
Am8304B	Octal Three-State Bidirectional Transceiver	4-168
Am8820	Dual Differential Line Receiver	4-173
Am8820A	Dual Differential Line Receiver	4-173
Am8830	Dual Differential Line Driver	4-178
Am8831	Three-State Line Driver	4-182
Am8832	Three-State Line Driver	4-182
Am8838	Quad Unified Bus Transceiver	4-188
Am9614	Differential Line Driver	4-200
Am9615	Dual Differential Line Receiver	4-72
Am9616	Triple EIA RS-232C/MIL-STD-188C Line Driver	4-205

RS-232C Line Receiver 4-209

Am9617



FUNCTIONAL INDEX

Section 1

Numeric Index	***************************************	1-1
Selection Guides		1-10
Industry Cross-Reference .		1-14
Dice Policy		1-22
		1-23
MIL-M-38510/MIL-STD-883		1-26
Comparators - Secti	ion II	
Am106/206/306	Voltage Comparator/Buffer	2-1
Am111/211/311	Precision Voltage Comparator	2-5
Am119/219/319	Dual Voltage Comparator	
Am139/239/339	Low Offset Voltage Quad Comparator	
Am139A/239A/339A	Low Offset Voltage Quad Comparator	2-13
Am685	Voltage Comparator	2-19
Am686	Voltage Comparator	
Am687/687A	Dual Voltage Comparator	2-29
Am1500	Dual Precision Voltage Comparator	
LH2111/2211/2311	Dual Precision Voltage Comparator	2-35
Application Notes		
A New High-Speed Compar	rator - The Am685	2-39
	esigning with High-Speed Comparators	
Data Conversion Pro	ducts — Section III	
AmDAC-08	8-Bit High-Speed Multiplying D/A Converter	3-1
LF198	Monolithic Sample and Hold Circuits	3-7
LF298	Monolithic Sample and Hold Circuits	3-7
LF398	Monolithic Sample and Hold Circuits	3-7
Am1508/1408	8-Bit Multiplying D/A Converter	3-14
SSS1508A/1408A	8-Bit Multiplying D/A Converter	
Am2502	8-Bit/12-Bit Successive Approximation Registers	3-18
Am2503	8-Bit/12-Bit Successive Approximation Registers	
Am2504	8-Bit/12-Bit Successive Approximation Registers	3-18
Am25L02	Low Power, 8-Bit/12-Bit Successive Approximation Registers	3-24
Am25L03	Low Power, 8-Bit/12-Bit Successive Approximation Registers	3-24
Am25L04	Low Power, 8-Bit/12-Bit Successive Approximation Registers	3-24
Am6070	Companding D-to-A Converter for Control Systems	
Am6071	Companding D-to-A Converter for Control Systems	
Am6072	Companding D-to-A Converter for PCM Communication Systems	
Am6073	Companding D-to-A Converter for PCM Communication Systems	3-64
Am6080	Microprocessor System Compatible 8-Bit High-Speed Multiplying D/A Converter	3-76
Am6081	Microprocessor System Compatible 8-Bit High-Speed Multiplying	
	D/A Converter	3-84
Application Notes		3-96
, -	Coation IV	J -9 0
Line Drivers/Receive		_
Am1488	Quad RS-232C Line Driver	
Am1489	Quad RS-232C Line Receiver	
Am1489A	Quad RS-232C Line Receiver	
Am1692/3692	Three-State Differential Line Drivers	4-8

FUNCTIONAL INDEX (Cont.)

Line Drivers/Receivers — Section IV (Cont.)

	· · · · · · · · · · · · · · · · · · ·
Am25LS240	Octal Buffer; Inverting, Three-State 4-13
Am25LS241	Octal Buffer; Non-Inverting, Three-State
Am25LS242	Quad Three-State Bus Transceiver 4-21
Am25LS243	Quad Three-State Bus Transceiver 4-21
Am25LS244	Octal Buffer, Non-Inverting, Three-State
Am26LS29	Quad Three-State Single-Ended RS-423 Line Driver
Am26LS30	Dual Differential RS-422 Party Line/Quad Single-Ended
	RS-423 Line Driver 4-30
Am26LS31	Quad RS-422 High-Speed Differential Line Driver
Am26LS32	Quad RS-422 and RS-423 Differential Line Receiver 4-40
Am26LS33	Quad Differential Line Receiver 4-40
Am26S10	Quad Bus Transceiver 4-57
Am26S11	Quad Bus Transceiver 4-57
Am26S12	Quad Bus Transceiver 4-62
Am26S12A	Quad Bus Transceiver 4-62
Am2614	Quad Single-Ended Line Driver 4-67
Am2615	Dual Differential Line Receiver 4-72
Am2616	Quad MIL-188C and RS-232C Line Driver 4-78
Am2617	Quad RS-232C Line Receiver 4-82
Am2905	Quad Two-Input OC Bus Transceiver with Three-State Receiver 4-86
Am2906	Quad Two-Input OC Bus Transceiver with Parity 4-92
Am2907	Quad Bus Transceiver with Interface Logic 4-98
Am2908	Quad Bus Transceiver with Interface Logic 4-98
Am2915A	Quad Three-State Bus Transceiver with Interface Logic 4-107
Am2916A	Quad Three-State Bus Transceiver with Interface Logic 4-113
Am2917A	Quad Three-State Bus Transceiver with Interface Logic 4-119
Am3212	8-Bit Input/Output Port
Am3216	4-Bit Parallel Bidirectional Bus Driver 4-132
Am3226	4-Bit Parallel Bidirectional Bus Driver
Am3448A	IEEE-488 Quad Bidirectional Transceiver
Am54LS/74LS240	Octal Buffer; Inverting, Three-State 4-13
Am54LS/74LS241	Octal Buffer; Non-Inverting, Three-State 4-17
Am54LS/74LS242	Quad Three-State Bus Transceiver 4-21
Am54LS/74LS243	Quad Three-State Bus Transceiver 4-21
Am54LS/74LS244	Octal Buffer; Non-Inverting, Three-State
Am54S/74S240	Octal Buffer/Line Driver/Line Receiver
	with Three-State Outputs 4-142
Am54S/74S241	Octal Buffer/Line Driver/Line Receiver
	with Three-State Outputs 4-142
Am54S/74S242	Octal Buffer/Line Driver/Line Receiver
	with Three-State Outputs 4-142
Am54S/74S243	Octal Buffer/Line Driver/Line Receiver
	with Three-State Outputs 4-142
Am54S/74S244	Octal Buffer/Line Driver/Line Receiver
	with Three-State Outputs 4-142
Am55/75107B	Dual Line Receiver 4-147
Am55/75108B	Dual Line Receiver
Am55/75109	Dual Line Driver
Am55/75110	Dual Line Driver
Am71LS/81LS95	Three-State Octal Buffers 4-159
Am71LS/81LS96	Three-State Octal Buffers 4-159
Am71LS/81LS97	Three-State Octal Buffers 4-159
Am71LS/81LS98	Three-State Octal Buffers 4-159
Am73/8303B	Octal Three-State Inverting Bidirectional Transceiver

FUNCTIONAL INDEX (Cont.)

Line Drivers/Receivers — Section IV (Cont.)

Am73/8304B	Octal Inree-State Bidirectional Transceiver	
Am78/8820	Dual Differential Line Receiver	
Am78/8820A	Dual Differential Line Receiver	
Am78/8830	Dual Differential Line Driver	
Am78/8831	Three-State Line Driver	4-182
Am78/8832	Three-State Line Driver :	
Am78/8838	Quad Unified Bus Transceiver	4-188
Am8T26	Schottky Three-State Quad Bus Driver/Receiver	4-190
Am8T26A	Schottky Three-State Quad Bus Driver/Receiver	4-195
Am8T28	Schottky Three-State Quad Bus Driver/Receiver	4-195
Am8212	8-Bit Input/Output Port	
Am8216	4-Bit Parallel Bidirectional Bus Driver	
Am8226	4-Bit Parallel Bidirectional Bus Driver	4-132
Am9614	Differential Line Driver	
Am9615	Dual Differential Line Receiver	
Am9616	Triple EIA RS-232C/MIL-STD-188C Line Driver	
Am9617	RS-232C Line Receiver	
Application Notes		
	31 and 32 Quad Driver/Receiver	
Family in EIA-422 and 423	Applications	4-45
•	croprocessor Interface — Section V	
•	· ·	
Am0026/0026C	5MHz Two-Phase MOS Clock Driver	
Am0056/0056C	5MHz Two-Phase MOS Clock Driver	
Am8224	Clock Generator and Driver	
Am8228	System Controller and Bus Driver	5-20
Am8238	System Controller and Bus Driver	5-20
Operational Amplifier	s - Section VI	
Am101/201/301	Operational Amplifier	6-1
Am101A/201A/301A	Operational Amplifier	6-5
Am102/202/302	Voltage Follower	
Am107/207/307	Frequency Compensated Operational Amplifier	6-14
Am108/208/308	Operational Amplifier	6-18
Am108A/208A/308A	Operational Amplifier	6-18
Am110/210/310	Voltage Follower	
Am112/212/312	Compensated, High-Performance Operational Amplifier	6-26
Am118/218/318	High-Speed Operational Amplifier	6-30
Am124/224/324	Quad Operational Amplifier	
Am124A/224A/324A	Quad Operational Amplifier	6-36
Am148/248/348	Quad 741 Operational Amplifier	6-41
Am149/249/349	Quad 741 Operational Amplifier	6-41
LF155/255/355	Monolithic JFET Input Operational Amplifier	
LF155A/255A/355A	Monolithic JFET Input Operational Amplifier	6-43
LF156/256/356	Monolithic JFET Input Operational Amplifier	
LF156A/256A/356A	Monolithic JFET Input Operational Amplifier	6-43
LF157/257/357	Monolithic JFET Input Operational Amplifier	
LF157A/257A/357A	Monolithic JFET Input Operational Amplifier	
Am216/316	Compensated, High-Performance Operational Amplifier	
Am216A/316A	Compensated, High-Performance Operational Amplifier	6-51
Am715/715C	High-Speed Operational Amplifier	
Am725/725C	Instrumentation Operational Amplifier	
SSS725/725B/725E	High-Performance Operational Amplifier	

FUNCTIONAL INDEX (Cont.)

Operational Amplifiers - Section VI (Cont.)

•	·	
Am741/741A/741C/741E	Frequency-Compensated Operational Amplifier	
SSS741/741C	High-Performance Operational Amplifier	6-64
Am747/747A/747C/747E	Dual Frequency-Compensated Operational Amplifier	6-77
SSS747/747C	Dual 741 Operational Amplifier	6-64
Am748/748C	Operational Amplifier	6-84
Am1501	Dual Operational Amplifier	6-90
Am1558/1458	Dual Frequency-Compensated Operational Amplifier	6-95
LH2101A/LH2201A/		
LH2301A	Dual Operational Amplifier	6-99
Special Functions -	Section VII	
Am592	Differential Video Amplifier	7-1
Am733/733C	Differential Video Amplifier	
Voltage Regulators -	- Section VIII	
Am105/205/305/305A	Voltage Regulator	8-1
Am723/723C	Voltage Regulator	
Section IX		
Package Outlines		9-1
		9-5
	Sales Representatives, Distributor Locations	9-10

SELECTION GUIDE

OPERATIONAL AMPLIFIERS

OPERATIONAL AMPLIFIERS			
UNCOMPENSATED			
1	Page No.		
LM101	6-1	General Purpose, 500nA IB, 5mV Vos	
LM748	6-84	General Purpose, 500nA IB, 5mV Vos	
LM101A	6-5	Improved General Purpose, 75nA IB, 2mV Vos	
AM1501	6-90	Dual Improved General Purpose, 75nA 1 _B , 2mV Vos	
LH2101A	6-99	Dual Improved General Purpose, 75nA	
725	6-59	IB, 2mV Vos Instrumentation, 100nA IB, 1mV Vos,	
SSS725	6-64	5.0V/°C TCVIO Improved Instrumentation, 80nA IB,	
LM108	6-18	.5mV Vos, 1.0V/°C TCVIO Low Input Current Precision, 2nA IB,	
LM108A	6-18	2mV Vos, 0,2nA IOS Low Input Current and Offset Voltage	
		Precision, 2nA IB, 0.5mV Vos, 0.2nA IOS, 5µV/°C TCVIO	
715	6-55	High Speed, 15V/µsec slew rate, 750nA IB, 5mV Vos	
INTERNA	1170	OMPENSATED	
741	6-70	General Purpose, 500nA IB, 5mV Vos	
741A,E	6-70	Improved General Purpose, 80nA Ig,	
	"	3mV Vos, 30nA IOS, 50µV/VPSRR	
\$\$\$741	6-64	High Performance, 50nA IB, 2mV Vos	
747	6-77	Dual General Purpose, 500nA IB, 5mV	
[[Vos	
747A,E	6-77	Dual Improved General Purpose, 80nA	
SSS747	6-64	IB, 3mV Vos, 30nA IOS, 50µV/VPSRR Dual High Performance, 50nA IB, 2mV Vos	
AM1558	6-95	Dual General Purpose, 500nA I _B , 5mV Vos	
LM124	6-36	Quad General Purpose, 150nA Ig, 5mV	
LM124A	6-36	Vos, Single or Dual Supply, 3 to 30V, 1mW/op amp at +5V	
LM148	6-41	Quad 741, 500nA Ig, 5mV Vos	
LM149	6-41	Quad Decompensated, 500nA Ig, 5mV	
LM107	6-14	Vos AV(min.) = 5 Improved General Purpose, 75nA Ig,	
LM112	6-26	2mV Vos Low Input Current Precision, 2nA IB,	
LM216	6.51	2mV Vos Very Low Input Current Precision,	
1 14555	٠	150pA I _B , 10mV Vos	
LM216A	6.51	Very Low Input Current Precision, 50pA IB, 3mV Vos	
LM118	6-30	High Speed, 50V/µsec slew rate, 4mV Vos, 250nA IB	
LF155	6-43	FET Input General Purpose, 5mV Vos, 20pA Ios, 100pA IB	
LF155A	6-43	FET Input General Purpose, 2mV Vos, 5μV/°C TC V ₁₀ , 10pA I _{OS} , 50pA I _B	
LF156	6-43	FET Input Wideband, 5mV Vos, 20pA IOS, 100pA IB, 7.5V/µsec SR	
LF156A	6-43	FET Input Wideband, 2mV Vos, 5µV/°C TC V ₁₀ , 10pA I _{OS} , 50pA I _B , 10V/ µsec SR	
LF157	6-43	FET Input Wideband Decompensated, 5mV Vos, 20pA I _{OS} , 100pA I _B , 30V/	
LF157A	6-43	µsec SR (A $_{ m V}$ = 5) FET Input Wideband Decompensated, 2mV Vos, 5 $_{ m E}$ V/°C TC V ₁₀ , 10pA I _{OS} ,	
		50pA I _B , 40V/μsec SR (A _V = 5)	

VOLTAGE FOLLOWERS

Page No.

LM102	6-10	Low Input Current, High Speed, 10nA Ig, 5mV Vos, 20V/μsec slew rate, 10 ¹⁰ Ω Rin					
LM110	6-22	Improved Low Input Current, High Speed, 3nA Ig, 4mV Vos, 20V/µsec slew rate, 10 ¹⁰ Ω Rin					

VOLTAGE COMPARATORS

Page No.

:	LM111	2-5	General Purpose, 100nA IB, 3mV Vos, 250ns Response Time, 50V and 50mA Output
	LH2111	2-35	Dual General Purpose, 100nA Ig, 3mV Vos, 250ns Response Time, 50V and 50mA Output
	AM1500	2-31	Dual General Purpose, 100nA I _B , 3mV Vos, 250ns Response Time, 50V and 50mA Output
	LM106	2-1	High Speed, 20µA IB, 2mV Vos, 40ns Response Time, 24V and 100mA Output
	LM119	2-9	Dual General Purpose, 500nA I _B , 4mV Vos, 80ns Response Time, 35V and 25mA Output, +5 or +15V Supply
	LM139	2-13	Quad General Purpose, 100nA Ip, 2mV
	LM139A	2-13	Vos, Single or Dual Supply 2 to 36V, 1mW/comp. at +5V
ļ	AM685	2-19	Very Fast ECL Output, 10µA IB, 2mV Vos, 6.5ns Response Time
	AM686	2-27	Very Fast TTL Output, 10µA IB, 2mV Vos, 12ns Response Time
	AM687	2-29	Dual Very Fast ECL Output, 10µA IB, 2mV Vos, 6.5ns Response Time

VOLTAGE REGULATORS

Page No.

723	8-5	General Purpose, 2-37V Output, 0.15%
LM105	8-1	load reg., 50V input, 150mA Qutput General Purpose, 4.5-40V Output, 0.05% load reg., 50V input, 12mA Output

DATA CONVERSION PRODUCTS

Page No.

AM1508	3-14	8-Bit Multiplying D-to-A Converter, Ac-
		curacy 0.19%, Settling Time 300nsec typ.
SSS1508A	3-14	8-Bit Multiplying D-to-A Converter, Ac-
i I	ľ	curacy 0.1%, Settling Time 135nsec
DAC-08	3-1	8-Bit High-Speed Multiplying D/A Converter
AM6070	3-28	Companding D-to-A Converter for Control
1	ĺ	Systems
AM6071	3-40	Companding D-to-A Converter for Control
		Systems
AM6072	3-52	Companding D-to-A Converter for PCM
	1	Communication Systems
AM6073	3-64	Companding D-to-A Converter for PCM
	ŀ	Communication Systems
AM6080	3-76	Microprocessor System Compatible 8-Bit
	1	High-Speed Multiplying D/A Converter
AM6081	3-84	Microprocessor System Compatible 8-Bit
	l	High-Speed Multiplying D/A Converter
LF198,	3-7	Monolithic Sample and Hold Circuits
298, 398		
AM2502,	3-18	8-Bit/12-Bit Successive Approximation
03, 04	l	Registers
L	<u> </u>	L

SELECTION GUIDE (Cont.)

LINE DRIVERS

LINE DRIVERS									
DUAL DIF	FERENTIAL	Use With							
75109	Open collector differential outputs typical current 6mA, inhibit controls	75107B 75108B							
75110	12mA output current version of Am75109	75107B 75108B							
8830	Designed for single 5.0V supply operation	7820 or 7820A							
8831	Dual differential device which may also be used as a quad single-ended driver. Three-state output.	9615 or 2615							
8832	Similar to 8831 but no V _{CC} clamp diodes	9615 or 2615							
9614	5 volt supply driver with complementary outputs	9615							
9621	200mA transient capability with 130Ω back matching resistor	9620							
DIFFEREN FEDERAL	TIAL EIA RS-422, STD 1020								
26LS31	Quad, high-speed, low output skew	26LS32 or							
26LS30	Dual, high output CMR	26LS33							
SINGLE EI	NDED								
2614	High-speed quad driver for multi-channel, common ground operation.	2615							
SINGLE E	NDED, EIA RS-232-C								
1488	Quad EIA RS-232C driver (14 pins)	1489/ 1489A							
2616	Quad 16-pin driver for EIA RS-232C, CCITT V.24 and MIL-188C interface	2617							
9616	Triple EIA RS-232C driver (14 pins)	9617							
SINGLE EI	NDED, EIA RS-423, FEDERAL STD 103	0							
26LS29 26LS30	Quad, three-state Quad, mode control	26LS32 or 26LS33							

BUS BUFFERS/DRIVERS

	•		
		t _{pd} (TYP)	I _{OL} (MAX)
25LS240	Inverting octal buffer/driver with three-	10	48
74LS240	state output	10	24
74\$240		4.5	68
81LS96		9.0	16
25LS241	Non-inverting octal buffer/driver with	12	48
74LS241	three-state output	12	24
74\$241		6.0	68
81LS95		12	16
25LS242	Inverting buffer/driver with two quad	10	48
74LS242	data paths connected input-to-output	10	24
†74 S2 42	, , ,	4.5	68
25LS243	Non-inverting buffer/driver with two	12	48
74LS243	quad data paths connected input-to-	12	24
†74 S 243	output	6.0	68
25LS244	Non-inverting octal buffer/driver with	12	48
74LS244	three-state output and two inverting	12	24
745244	enables	6.0	68
81LS97		12	16
81LS98	Inverting octal buffer/driver with three- state output and two inverting enables	9.0	16

†In development

LINE RECEIVERS

DUAL DIF	FERENTIAL	Use With
3603	Receiver with differential input to detect signals > 25mV. Three-state outputs.	75110
75107B	Totem-pole TTL output version of Am363	75109 or 75110
75108B	Open collector TTL output version of Am363	75109 or 75110
8820	Designed for ±15V common mode using 5.0V supply	8830
8820A	Higher speed, tighter spec 8820	8830
9615	±15 volt common mode, 5 volt supply receivers with uncommitted collector and active pull-up controls	9614
9620	±15 volt common mode receiver with direct and attenuated inputs	9621
QUAD DIF	FERENTIAL	
26LS33	±15 volt common mode, 5 volt supply, three-state output	26LS31
QUAD DIF	FERENTIAL EIA RS-422, STD 1020	
26LS32	±7 volt common mode, 5 volt supply, three-state output	26LS31
SINGLE EI	NDED	
2615	Receiver for 3 volt single-ended TTL level data	2614
SINGLE E	NDED, EIA RS-232-C	
1489	Quad EIA RS-232C receiver with input threshold hysteresis	1488
1489A	Higher threshold version of Am1489	1488
2617	Quad EIA RS-232 receiver specified over military temperature range (same pinout as Am1489A)	2616
9617	Triple EIA RS-232 receiver with adjustable hysteresis	9616
SINGLE EN	NDED, EIA RS-423, STD 1030	
26LS32	±7 volt common mode, 5 volt supply, three-state output	26LS29 26LS30

SELECTION GUIDE (Cont.)

SPECIAL FUNCTIONS

TIMERS			
555	1	Single, Precision oscillator/timer	
556		Dual version 555	

MOS MEMORY

DRIVERS	
0026	Dual 5MHz Two-Phase MOS clock driver
0056	0026 with added V _{BB} terminal
SENSE AMP	LIFIERS
3604	Differential input for signals > 10mV, Three-state outputs
75207	Totem-pole TTL output 3604
75208	Open-collector 3604

MOS-MICROPROCESSOR INTERFACE CIRCUITS

8080A/9080A	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
8212	8-Bit input/output port, with storage
8216	4-Bit parallel bidirectional bus driver
8224	Clock generator and driver
8226	Inverting version 8216
8228	System controller and bus driver
8238	System controller and bus driver with extended IOW/MEMW
8303B	Two 8226's in one 20 pin package
8304B	Two 8216's in one 20 pin package

BUS TRANSCEIVERS

Device	Output	Function	Hysteresis	Speed (Note 1)	Comments
QUAD					
Am26S10	100mA-O.C.	Inverting	No	20ns	SN55/75138 pin out
Am26S11	100mA-O.C.	Non-Inverting to bus; Inverting off bus	No	22ns	Same as Am26S10 except non-inverting to bus
Am26S12	100mA-O.C.	Inverting	Yes-0.6V	32ns	Same pin out as DS78/8838 and 8T38
Am26\$12A	100mA-O.C.	Inverting	Yes-1.05V	32ns	Wider threshold Am26S12
Am2905	100mA-O.C.	Inverting	No	31ns (Note 2)	Has 2-input multiplexer
Am2906	100mA-O.C.	Inverting	No	31ns (Note 2)	Has 2-input multiplexer and parity
Am2907	100mA-O.C.	Inverting	No	31ns (Note 2)	Includes parity, 2.0V receiver V _{TH}
Am2908	100mA-O.C.	Inverting	No	31ns (Note 2)	Includes parity, 1.5V receiver V _{TH}
Am2915A	48mA/3-St.	Inverting	No	31ns (Note 2)	Has 2-input multiplexer
Am2916A	48mA/3-St.	Inverting	No	31ns (Note 2)	Has 2-input multiplexer and parity
Am2917A	48mA/3-St.	Inverting	No	31ns (Note 2)	Includes parity
Am3216	50mA/3-St.	Non-Inverting	No	34ns	Same as 8216 except different A.C. loading spec
Am3226	50mA/3-St.	Inverting	No	30ns	Same as 8216 except different A.C. loading spec
Am3448A	48mA/3-StO.C.	Non-Inverting	Yes	32ns	IEEE 488 compatible
Am78/8838	50mA-O.C.	Inverting	No	38ns	Same pin out and function as Am26S12A and 8T38
Am8T26A	48mA/3-St.	Inverting	No	19ns	V _{OH} MOS compatible
Am8T28	48mA/3-St.	Non-Inverting	No	25ns	V _{OH} MOS compatible
Am8216	50mA/3-St.	Non-Inverting	No	34ns	Similar to 8T28
Am8226	50mA/3-St.	Non-Inverting	No	30ns	Similar to 8T26A
OCTAL					
Am8303B	48mA/3-St.	Inverting	No	14ns	Same as two 8226's in one 20 pin package
Am8304B	48mA/3-St.	Non-Inverting	No	24ns	Same as two 8216's in one 20 pin package

Notes: 1. Typical delay at 28°C for input to bus plus receiver to output.

^{2.} Bus enable to bus plus bus to receiver output. All parts include register or driver plus receiver with latch.

SELECTION GUIDE (Cont.)

MONOSTABLES (ONE SHOTS)

Device No.	Description	Dual	Retrig- gerable	Reset Table	Initial Accuracy %	Min. Output t _{pw} (ns)	Variati	Width on (%)	Power Dissipation (mW typ.)	No. Package Leads
Am2600	t _{pw} = 55ns to ∞, with guaranteed < 1% change over temperature range	х	×	х	±10	45	±0.5	±1.5	95	14
Am2602	t _{pw} = 55ns to ≈, with guaranteed < 1% change over temperature range	х	×	×	±10	45	±0.5	±1.5	175	16
Am26L02	Low-Power version 2602, tpw = 100ns to ≖	х	х	X	±10	110	±0.3	±1.0	50	16
Am26L123	Low-Power version 26123, tpw = 120ns to ∞	х	×	х	±10	120	±0.3	±1.0	60	16
Am26S02	High speed Schottky version 2602, t _{pw} = 28ns to ∞	x	×	×	±5.0	33	±0.4	±1.5	240	16
Am26123	tpw = 45ns to ∞, with guaranteed < 1% change over temperature range. Output stability latch improves noise immunity	×	×	x	±10	45	±0.5	±0.5	230	16
Am54/74123	Same as 26123, except no output latch, no Δt_{pw} guarantee	х	x	×	±10	45	±2.7	±1.0	230	16
Am54/74221	Schmitt-trigger input	x		x	±7.0	30	±0.3	±0.3	130	16
Am9600	Same as 2600, except no Δtpw guarantee		х	x	±10	50	±1.5	±1.5	95	14
Am9601	Non-resettable version of 9600, t _{pw} = 55ns to ≈		×		±10	45	±2.7	±1.0	95	14
Am9602	Same as 2602, except t _{pw} = 60ns to ≈, no ∆t _{pw} guarantee	х	х	×	±10	50	±1.5	±1.5	175	16
Am96L02	Same as 26L02, except t _{pw} guaranteed < 1.6% change over temperature range	x	×	х	±10	110	±0.3	±0.5	50	16



INDUSTRY CROSS REFERENCE

	AMD*	Fairchild	intel	Motorola	National	Signetics	Texas Instruments
ianufacturer Identii	fication Cro	ss Reference					
	AM	μA, or None	None	M,MC	DM, DS, LM, MH	None	SN
emperature Range	Cross Ref	erence					
Commercial	С	С	-	14, 34, 86	3, 66, 88	NE, N	72, 74, 75
Military	М	М	М	15, 35, 96	1, 96, 78	SE, S	52, 54, 55
ackage Cross Refe	rence			, 			
Hermetic DIP	D	D	C, D	L	D	F, I	J
Molded DIP	Р	P	Р	P ₂	N	A, B	N
Mini-Molded DIP	Т	Т	_	P ₁	N	٧	Р
Flat Pack	F	F	_	F	F, W	W, Q	H, U, Z, W
TO-5 Type Can	Н	н	-	G, R	н	DB, K, T	L
TO-8 Type Can	G		†	н	G		1

^{*}The original manufacturers' part number and package code are used for second source devices.

FAIRCHILD

96 ⁻	14 D	M
	————	
Device	Package Type	Temperature Range
Туре	туре	nailye
	AMD	AMD
Fairchild	Direct	Functional
	Replacement	Replacement
μA101D	LM101D	
μA101H	LM101H	
μA101AD	LM101AD	
μA101AF	LM101AF	
μA101AH	LM101AH	
μA102H	LM102H	
μA105H	LM105H	
μA107H	LM107H	1
μA108AH	LM108AH	
μ108H	LM108H	
μA110H	LM110H	
μA111H	LM111H	
μA139D	LM139D	
μA1458H	AM1458H	
μA1558H	AM1558H	
μA201D	LM201D	
μA201H	LM201H	
μA201AD	LM201AD	
μA201AF	LM201AF	
μA201AH	LM201AH	
μA207H	LM207H	
μA208H	LM208H	ì
μA208AH	LM208AH	
μA301AD	LM301AD	(
μA301AH	LM301AH	
μA301AN	LM301AN	
μA302H	LM302H	
μA305H	LM305H	
μA305AH	LM305AH]
μA307H	LM307H	1
μA308H	LM308H	1
μA308AH	LM308AH	1
μA310H	LM310H	
μA311H	LM311H	

Mfg.'s	Device	Package	Temperature
dent.	Туре	Туре	Range
	- ibitel	AMD Direct	AMD Functional
•	Fairchild	Replacement	Replacement
	A311P	LM311N	- Tropico
	A339D	LM339D	
	A339P	LM339D LM339N	ľ
	A715DC	715DC	İ
	A715DM	715DM	
	A715HC	715HC	
•	A715HM	715HM	
	A723DC	723DC	
•	A723DM	723DM	,
•	A723HC	723HC	
	A723HM	723HM	
μ	A725HC	725HC	
μ	A725HM	725HM	1
μ	A725PC	725CN	
μ	A733DC	733DC	
μ	A733DM	733DM	
μ	A733FM	733FM	
μ	A733HC	733HC	
	.A733HM	733HM	1
•	A741DC	741DC	
•	A741DM	741DM	
	A741FM	741FM	
	A741HC	741HC	
	A741HM	741HM	
	A741ADM	741ADM	
	A741AFM	741AFM	
	A741AHM	741AHM 741EDC	
	A741EDC	741EBC 741EHC	
•	A747DC	741ERC 747DC	
•	A747DC	747DC 747DM	
	A747HC	747HC	
•	A747HM	747HM	
	A747PC	747PC	
	77.10		

FAIRCHILD (Cont.)

556

FAIRCHILD (Cont.)

FAIRCHILD (Cont.)

Fairchild	AMD Direct	AMD Functional	
ranomia	Replacement	Replacement	
μΑ747ADM	747ADM		
μΑ747ΑΗ Μ	747AHM		
μΑ747EDC	747EDC	1	
μΑ747EHC	747EHC		
μA748DC	748DC	!	
μA748DM	748DM		
μA748FM	748FM	1	
μΑ748HC	748HC	i i	
μA748HM	748HM		
μA748PC	748PC		
μA760DC		AM686DC	
μA760DM		AM686DM	
μA760HC		AM686HC	
μA760HM	LM120D	AM686HM	
μΑ775DM μΑ775DC	LM139D LM339D		
μΑ775DC μΑ775PC	LM339D LM339N	\	
54123DM	SN54123J	1	
54123FM	SN54123W		
55107ADM	SN55107BJ	1	
55107BDM	SN55107BJ	1	
55107AFM	SN55107BW	1	
55107B F M	SN55107BW]	
55108ADM	SN55108BJ		
55108AFM	SN55108BW	1	
55108BDM	SN55108BJ		
55108BFM	SN55108BW		
55109DM	SN55109J	ì	
55109FM	SN55109W		
55110DM	SN55110J	ļ į	
55110FM	SN55110W	1	
5520DM	SN5520J		
5521DM	SN5521J	1	
55234DM	SN55234J	1	
55234FM 55235DM	SN55234W SN55235J]	
55235FM	SN55235W]	
55238DM	SN55238J		
55238FM	SN55238W		
55239DM	SN55239J		
55239FM	SN55239W		
5524DM	SN5524J	1	
5525 D M	SN5525J		
55325DM	SN55325J	[[
55325FM	SN55325W]	
74123DC	SN74123J]	
74123PC	SN74123N	{	
75107ADC	SN75107BJ		
75107APC	SN75107BN		
75107BDC	SN75107BJ	1	
75107BPC 75108ADC	SN75107BN SN75108BJ	1	
75108ADC 75108APC	SN75108BJ SN75108BN		
75108APC 75108BDC	SN75108BJ		
75108BPC	SN75108BN		
75109DC	SN75109J		
75109PC	SN75109N		
75110DC	SN75110J		
75110PC	SN75110N)	

PAINCHIED (COIIL)			
	AMD	AMD	
Fairchild	Direct	Functional	
	Replacement	Replacement	
9600DC	9600DC		
9600DM	9600DM	ļ	
9600FM	9600FM		
9600PC	9600PC		
9601DC	9601DC		
9601 DM	9601DM		
9601FM	9601FM		
9601PC	9601PC		
9602DC	9602DC		
9602DM	9602DM		
9602FM	9602FM		
9602PC	9602PC		
96L02DC	96L02DC	l.	
96L02DM	96L02DM 96L02FM		
96L02FM 96L02PC	96L02PC	İ	
96S02DC	90LUZFC	AM26S02DC	
96S02DC		AM26S02PC	
9614DC	9614DC	AMIZOGOZIFO	
9614DM	9614DM	}	
9614FM	9614FM		
9614PC	9614PC	l	
9615DC	9615DC		
9615DM	9615DM		
9615FM	9615FM	1	
9615PC	9615PC		
9616DC	9616DC		
9616DM	9616DM]	
9616EDC	9616EDC		
9616EPC	9616EPC	į.	
9616FM	9616FM		
9616PC	9616PC]	
9617DC	9617DC		
9617PC	9617PC		
9634PC		AM26LS31PC	
9634DC		AM26LS31DC	
9634DM		AM26LS31DM	
9635PC		AM26LS33PC	
9635DC		AM26LS33DC AM26LS33DM	
9635DM 9636PC		AM26LS30PC	
9636DC		AM26LS30DC	
9636DM		AM26LS30DM	
9637PC		AM26LS32PC	
9637DC	,	AM26LS32DC	
9637DM		AM26LS32DM	
9638PC		AM26LS32PC	
9638DC		AM26LS32DC	
9638DM		AM26LS32DM	
9640DC	AM26S10DC		
9640DM	AM26S10DM		
9640PC	AM26S10PC		
9641DC	AM26S11DC)	
9641DM	AM26S11DM		
9641PC	AM26S11PC		
9642PC		AM26S12APC	
9642DC		AM26S12ADC	
9642DM		AM26S12ADM	
		L	



MOTOROLA (Cont.)

	j.	
		L
Temperature	Package	Device
Range	Туре	Туре
	AMD	AMD
Intel	Direct	Functional
	Replacement	Replacement
D3212	D3212	
MD3212	MD3212	
P3212	P3212	
D3216	D3216	N8T28F
MD3216	MD3216	S8T28F
P3216	P3216	N8T28B
D3226	D3226	N8T26F
MD3226	MD3226	S8T26F
P3226	P3226	N8T26B
D8212	D8212	
MD8212	AM8212DM	
P8212	AM8212PC	
D8216	D8216	N8T28F
MD8216	MD8216	S8T28F
P8216	P8216	N8T28B
D8224	D8224	
MD8224	AM8224DM	
P8224	AM8224PC	
D8226	D8226	N8T26F
	MD8226	MD8226
S8T26F	P8226	P8226
N8T26B	D8228	D8228
MD8228	AM8228DM	
P8228	AM8228PC	
D8238	D8238	
MD8238	AM8238DM	
P8238	AM8238PC	
D8286	DP8304BJ	
P3287	DP8304BN	
D8287	DP8303BJ	
P8287	DP8303BN	

	MOTOR	OLA	
MC	14	88	3 L
	<u></u>		
Mfg.'s	Temperature	Device	Package
ldent.	Range	Type	Type
	AMI		AMD
	. I Bi		

Motorola	AMD Direct Replacement	AMD Functional Replacement
MC1408L6	AM1408L6	_
MC1408L7	AM1408L7	
MC1408L8	AM1408L8	
MC1458G	AM1458H	
MC1488L	MC1488L	
MC1488P	AM1488PC	
MC1489L	MC1489L	
MC1489P	AM1489PC	
MC1489AL	MC1489AL	
MC1489AP	AM1489APC	
MC1508L8	AM1508L8	ļ
MC1558G	AM1558H	
MC1723CG	723HC	
MC1723CL	723DC	•
MC1723G	723HM	
MC1723L	723DM	
MC1733CG	733HC	1
MC1733CL	733DC	1

MOTOROLA (CORL)			
	AMD	AMD	
Motorola	Direct Replacement	Functional Replacement	
MC1700E	733FM	пораселист	
MC1733F MC1733G	733HM	ļ '	
MC1733G MC1733L	733DM	ł	
MC1741CG	741HC		
MC1741CL	741DC	1	
MC17416E	741FM		
MC1741G	741HM		
MC1741L	741DM		
MC1747CG	747HC	1	
MC1747CL	747DC		
MC1747G	747HM		
MC1747L	747DM		
MC1748CG	748HC		
MC1748G	748HM		
MC26S10L	AM26S10DC		
MC26S10P	AM26S10PC		
MC3438L		AM26S12ADC	
MC3438P		AM26S12APC	
MC3443L		AM26S10DC	
MC3443P	140044041	AM26S10PC	
MC3448AL	MC3448AL		
MC3448AP	MC3448AP	,	
MC3456L MC3456P	NE556F NE556A		
MC3486L	NESSOA	AM26LS31DC	
MC3486P		AM26LS31PC	
MC3487L		AM26LS32DC	
MC3487P		AM26LS32PC	
MC3556L	SE556F	,	
MC55107L	SN55107BJ		
MC55108L	SN55108BJ		
MC55109L	SN55109J		
MC55110L	SN55110J		
MC5524L	SN5524J		
MC5525L	SN5525J		
MC55325L	SN55325J		
MC75107L	SN75107BJ		
MC75107P	SN75107BN		
MC75108L	SN75108BJ		
MC75108P	SN75108BN]	
MC75109L	SN75109J		
MC75109P	SN75109N		
MC75110L	SN75110J	l i	
MC75110P	SN75110N]	
MC8T26L	N8T26F	[
MC8T26P	N8T26B		
MC8601L	9601DC		
MC8601P MC8602L	9601PC 9602DC	AM2602DC	
MC8602L MC8602P	9602DC 9602PC	AM2602PC	
MC9601L	9601DM	7	
MC9602L	9602DM	AM2602DM	
MLM101AG	LM101AH		
MLM105G	LM105H		
MLM107G	LM107H		
MLM110G	LM110H		
MLM111F	LM111F		
MLM111G	LM111H		
MLM111L	LM111D		
MLM201AG	LM210AH		
MLM205G	LM205H		
MLM207G	LM207H		
MLM210G	LM210H	1	
MLM211G	LM211H		
	<u> </u>		

MOTOROLA (Cont.)

NATIONAL (Cont.)

Motorola	AMD Direct Replacement	AMD Functional Replacement
MLM211L	LM211D	
MLM301AG	LM301AH	
MLM301API	LM301AN	
MLM305G	LM305H .	
MLM307G	LM307H	
MLM310G	LM310H	
MLM311G	LM311H	
MLM211PI	LM311N	
MLM311L	LM311D	
MMH0026CG	MH0026CH	
MMH0026CL	MMH0026CL	
MMH0026CPI	MH0026CN	
MMH0026G	MH0026H	
MMH0026L	MMH0026L	

	NATION	AL	
DS	78	20	J
Mfg.'s	Temperature	Device	Package
ldent.	Range	Type	Type

toent.	nange i)	уре туре
National	AMD Functional Replacement	AMD Direct Replacement
DM54123J	SN54123J	
DM54123W	SN54123W	1
DM54L123J	}	AM26L123DM
DM54L123W		AM26L123FM
DM71LS95J	DM71LS95J	SN54LS241J
DM71LS96J	DM71LS96J	SN54LS240J
DM71LS97J	DM71LS97J	SN54LS244J
DM71LS98J	DM71LS98J	SN54LS240J
DM74L123J		AM26L123DC
DM74L123N		AM26L123PC
DM74123J	SN74123J	AM26123DC
DM74123N	SN74123N	AM26123PC
DM81LS95J	DM81LS95J	SN74LS240J
DM81LS95N	DM81LS95N	SN74LS240N
DM81LS96J	DM81LS96J	SN74LS241J
DM81LS96N	DM81LS96N	SN74LS241N
DM81LS97J	DM81LS97J	SN74LS241J
DM81LS97N	DM81LS97N	SN74LS241N
DM81LS98J	DM81LS98J	SN74LS240J
DM81LS98N	DM81LS98N	SN74LS240N
DM8601J	9601DC	Į į
DM8601N	9601PC	
DM8602J	9602DC	AM2602DC
DM8602N	9602PC	AM2602PC
DM9601J	9601DM	
DM9601W	9601FM	
DM9602J	9602DM	AM2602DM
DM9602W	9602FM	AM2602FM
DP7303BJ	DP7304BJ	
DP8303BJ	DP8303BJ	
DP8304BJ	DP8304BJ	
DS0026CG	MH0026CG]
DS0026CH	MH0026CH	
DS0026CJ	MMH0026CL	
DS0026CN	MH0026CN	
DS0026F	DS0026F	
DS0026G DS0026H	MH0026G MH0026H	
DS0026J	MH0026H MMH0026L	
D200267	WWITHUUZOL	

NATIONAL (Cont.)							
National .	AMD Direct Replacement	AMD Functional Replacement					
DS0056CG	DS0056CG						
DS0056CH	DS0056CH						
DS0056CJ	DS0056CJ						
DS0056CN	DS0056CN						
DS0056G	DS0056G						
DS0056H	DS0056H						
DS0056J	DS0056J						
DS1488J	MC1488L	1					
DS1488N	AM1488PC						
DS1489J	MC1489L						
DS1489N	AM1489L						
D\$1489AJ	MC1489AL						
DS1489AN	AM1489APC	<u>'</u>					
DS1691J	AM26LS30DM						
DS1692J	DS1692J						
DS3691J	AM26LS30DC						
DS3691N	AM26LS30PC						
DS3692J	DS3692J						
DS3692N	DS3692J						
DS3692N	DS3692N						
DS7820J	DM7820J						
DS7820AJ	DM7820AJ						
DS7830J	DM7830J						
DS7831J	DM7831J DM7832J						
D\$7832J D\$7835J	DIVI76323	S8T26F					
DS7838J	DS7838J	AM26S12ADM					
DS8820J	DM8820J	AMIZOS IZADINI					
DS8820N	DM8820N						
DS8820AJ	DM8820AJ	i					
DS8820AN	DM8820AN						
DS8830J	DM8830J						
DS8830N	DM8830N						
DS8831J	DM8831J						
DS8831N	DM8831N						
DS8832J	DM8832J						
DS8832N	DM8832N						
DS8835J		N8T26F					
DS8835N		N8T26B					
DS8838J	DS8838J	AM26S12ADC					
DS8838N	DS8838N	AM26S12APC					
DS55107J	SN55107BJ						
DS55108J	SN55108BJ						
DS55109J	SN55109J						
DS55110J	SN55110J						
DS75107J	SN75107BJ	 					
DS75107N DS75108J	SN75107BN						
DS75108J DS75108N	SN75108BJ SN75108BN						
DS75106N DS75109J	SN75109J						
DS751093 DS75109N	SN751090 SN75109N						
DS75110J	SN75110J						
DS75110N	SN75110N						
LF155H	LF155H						
LF155AH	LF155AH						
LF156H	LF156H						
LF156AH	LF156AH						
LF157H	LF157H						
LF157AH	LF157AH						
LF198H	LF198H						
LF255H	LF255H						
LF256H	LF256H						
LF257H	LF257H						
LF298H	LF298H						

NATIONAL (Cont.)

NATIONAL (Cont.)							
· National	AMD Direct Replacement	AMD Functional Replacement					
LF355H	LF355H						
LF355N	LF355N						
LF355AH	LF355AH						
LF356H	LF356H	į					
LF356N	LF356N	j					
LF356AH	LF356AH						
LF357H	LF357H	ł					
LF357 N LF357AH	LF357N LF357AH						
LF398H	LF398H	ļ					
LH2101AD, J	LH2101AD	(
LF2101AF	LH2101AF						
LF2111D, J	LH2111D						
LH2111F	LH2111F	Ì					
LH2201AD, J	LH2201AD						
LH2201AF	LH2201AF						
LH2211D, J	LH2211D						
LH2211F LH2301AD. J	LH2211F						
LH2301AD, J LH2311D, J	LH2301AD LH2311D						
LM101D, J	LM101D	}					
LM101F	LM101F						
LM101H	LM101H						
LM101AD, J	LM101AD						
LM101AF	LM101AF						
LM101AH	LM101AH						
LM102D, J	LM102D	ì					
LM102F	LM102F						
LM102H	LM102H						
LM105F LM105H	LM105F LM105H						
LM106F	LM106F	,					
LM106H	LM106H						
LM107D, J	LM107D						
LM107F	LM107F						
LM107H	LM107H						
LM108D, J	LM108D	ŧ					
LM108F	LM108F						
LM108H LM108AD, J	LM108H LM108AD						
LM108AD, J	LM108AF						
LM108AH	LM108AH						
LM110D, J	LM110D						
LM110F	LM110F	{					
LM110H	LM110H						
LM111D, J	LM111D						
LM111F	LM111F						
LM111H	LM111H						
LM112D, J	LM112D	1					
LM112F LM112H	LM112F LM112H	1					
LM118D, J	LM118D	1					
LM118F	LM118F	1					
LM118H	LM118H	1					
LM119D, J	LM119D	1					
LM119F	LM119F						
LM119H	LM119H	1					
LM124D, J	LM124D	1					
LM124F	LM124F						
LM139D, J LM139AD, J	LM139D LM139AD	1					
LM139AD, 3	LM139F						
LM139AF	LM139AF	1					
LM148D	LM148D	}					
<u></u>	<u> </u>	<u> </u>					

NATIONAL (COIL)							
	AMD	AMD					
National	Direct	Functional					
	Replacement	Replacement					
LM149D	LM149D						
LM201H	LM201H						
LM201AD, J	LM201AD						
LM201AF	LM201AF						
LM201AH	LM201AH						
LM202H	LM202H						
LM205H	LM205H						
LM206H	LM206H						
LM207D, J	LM207D	i					
LM207F	LM207F						
LM207H	LM207H						
LM208AD, J	LM208AD						
LM208AF LM208AH	LM208AF LM208AH						
LM208D, J	LM208D						
LM208F	LM208F						
LM208H	LM208H						
LM210D, J	LM210D						
LM210H	LM210H						
LM211D, J	LM211D						
LM211F	LM211F						
LM211H	LM211H						
LM212D, J	LM212D						
LM212F	LM212F						
LM212H	LM212H						
LM216D, J	LM216AD						
LM216AF	LM216AF						
LM216AH	LM216AH						
LM216D, J	LM216D						
LM216F	LM216F	ļ					
LM216H	LM216H						
LM218D, J	LM218D						
LM218F	LM218F						
LM218H LM219D, J	LM218H LM219D						
LM219B, 3 LM219F	LM219F	1					
LM219H	LM219H						
LM224D, J	LM224D						
LM239D, J	LM239D						
LM239AD, J	LM239D						
LM248D	LM248D						
LM249D	LM249D						
LM301AD, J	LM301AD						
LM301AF	LM301AF						
LM301AH	LM301AH						
LM301AN	LM301AN	1					
LM302F	LM302F	1					
LM302H	LM302H	i					
LM305F	LM305F	!					
LM305H	LM305H	i					
LM305AH LM306F	LM305AH LM306F						
LM306H	LM306H	1					
LM307D, J	LM307D						
LM307F	LM307F	1					
LM307H	LM307H	1					
LM308AD, J	LM308AD	\					
LM308AF	LM308AF						
LM308AH	LM308AH	[
LM308AN	LM308AN	{					
LM308D, J	LM308D	1					
LM308F	LM308F	1					
LM308H	LM308H	!					
LM308N	LM308N	l					

NATIONAL (Cont.)

National AMD Direct Replacement AMD Functional Functional Replacement LM310D, J LM310D LM310F LM310F LM310H LM310N LM310N LM310N LM311D, J LM311D LM311F LM311F LM311F LM311N LM312D LM312D LM312D LM312F LM312F LM312F LM312F LM312H LM316AD LM316AF LM316AF LM316AF LM316AF LM316AF LM316AF LM316AF LM316BD LM316F LM316F LM316F LM316F LM318F LM318F LM318F LM318F LM318B LM318B LM318N LM318N LM318N LM319N LM319N LM319N LM319N LM319N LM324D LM324D LM324D LM339D, J LM324D LM339D, J LM339D LM339AD LM339AD LM339AN LM339AN LM339AN LM34BD LM
LM310F LM310H LM310H LM310N LM311D, J LM311D LM311F LM311N LM311N LM312D, J LM312F LM312F LM312H LM316AD, J LM316AF LM316AF LM316AF LM316AH LM316AH LM316B LM316F LM316F LM316F LM316F LM318F LM318F LM318B LM318B LM318H LM319H LM319D LM319D LM319D LM319D LM319D LM324D LM324D LM324D LM324N LM324D LM339D LM339AD LM339AD LM339AD LM339AD LM348D LM348D LM348D LM348D LM349D LM349N LM349D LM349N LM324D LM349N LM324D LM349N LM349D LM349N LM349D LM349N LM349D LM349N LM324D LM324D LM349N LM349D LM349N LM349D LM349D LM349D LM349N LM324D LM349D LM34D L
LM310F LM310H LM310H LM310N LM311D, J LM311D LM311F LM311N LM311N LM312D, J LM312F LM312F LM312H LM316AD, J LM316AF LM316AF LM316AF LM316AH LM316AH LM316B LM316F LM316F LM316F LM316F LM318F LM318F LM318B LM318B LM318H LM319H LM319D LM319D LM319D LM319D LM319D LM324D LM324D LM324D LM324N LM324D LM339D LM339AD LM339AD LM339AD LM339AD LM348D LM348D LM348D LM348D LM349D LM349N LM349D LM349N LM324D LM349N LM324D LM349N LM349D LM349N LM349D LM349N LM349D LM349N LM324D LM324D LM349N LM349D LM349N LM349D LM349D LM349D LM349N LM324D LM349D LM34D L
LM310N LM311D, J LM311F LM311F LM311N LM312D, J LM312D LM312F LM312F LM312H LM316AD, J LM316AF LM316AH LM316AH LM316BD, J LM316F LM316H LM316H LM318F LM318B LM318B LM318N LM319N LM319D LM319N LM324D LM324D LM324D LM324D LM339AD LM339AD LM339AD LM339AD LM339AD LM339AD LM348D LM348D LM348D LM348D LM348D LM349D LM349D LM349D LM349D LM349D LM349D LM349N LM349D LM32C LM723CH T23DM LM723CH T25DM
LM311D, J LM311F LM311N LM312D, J LM312D LM312F LM312F LM312P LM312B LM316AD, J LM316AF LM316AH LM316AH LM316BD, J LM316BF LM316BH LM316BH LM318BH LM318BH LM318BH LM318BH LM319BH LM319D LM324D LM329D LM339AD LM339AD LM339AD LM339AD LM339AD LM339AD LM349D LM32D L
LM311F LM311N LM312D, J LM312F LM312F LM312F LM312F LM312H LM316AD, J LM316AD LM316AF LM316AH LM316AH LM316B, J LM316F LM316H LM316H LM318C LM318F LM318H LM318N LM318N LM319N LM319N LM319N LM319N LM324D, J LM324D, J LM324D, J LM324N LM339AD, J LM339AD LM339AD LM339AD LM348D LM349D LM349D LM349D LM349D LM349N LM323C LM723CH T23DM LM723CH T25DM
LM311N LM312D, J LM312F LM312F LM312H LM316AD, J LM316AF LM316AH LM316AH LM316BD LM316F LM316F LM316F LM316H LM318D LM318B LM318B LM318H LM318H LM319H LM319D LM319N LM319N LM319N LM324D, J LM324D LM324N LM324N LM339AD LM339AD LM339AD LM339AD LM339AD LM348D LM348D LM348D LM348D LM348D LM348D LM348D LM349D LM349D LM349D LM349N LM349D LM349N LM324C LM324C LM324C LM349D LM34D LM
LM312D, J LM312F LM312F LM312H LM316AD, J LM316AF LM316AF LM316AH LM316AH LM316BD LM316F LM316F LM316F LM316H LM318D LM318F LM318B LM318H LM318N LM319H LM319D LM319D LM319N LM319N LM319N LM319N LM319N LM324D LM324N LM324N LM324N LM324N LM339AD LM339AD LM339AD LM339AD LM339AN LM348D LM348N LM348D LM349D LM349N LM349D LM349N LM723CD, J 723DC LM725CH LM725CH 725DM
LM312F LM312H LM316AD, J LM316AD LM316AF LM316AF LM316AH LM316AH LM316D, J LM316F LM316F LM316F LM316H LM318D, J LM318F LM318F LM318H LM318H LM319H LM319D, J LM319D LM319N LM319N LM324D, J LM324D LM339D, J LM339D LM339AD LM339AD LM339AD LM348D LM348D LM348D LM348D LM349D LM349N LM349N LM32AD LM349N LM349N LM349N LM32AD LM349N LM349N LM349D LM349N LM349N LM32AD LM349N LM349D LM349N LM349D LM349N LM349D LM349N LM32AD LM349N LM349D LM349N LM349D LM349N LM32AD LM349N LM349D LM349N LM349D LM349N LM32AD LM349D LM349N LM349D LM349N LM349D LM349N LM32BD LM349N LM32BD LM349N LM32BD LM349N LM349D LM349N LM32BD LM34BD LM3
LM312H LM316AD, J LM316AF LM316AF LM316AH LM316AH LM316BH LM316F LM316F LM316H LM318C LM318F LM318F LM318H LM318N LM319H LM319D LM319N LM319N LM319N LM324D, J LM339D, J LM339D, J LM339AD LM339AD LM339AD LM348D LM348D LM348D LM348D LM349D LM349N LM349N LM32AD LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM32C LM723CH LM725CH LM725CN LM725CN T25DM
LM316AD, J LM316AF LM316AF LM316AH LM316D, J LM316F LM316F LM316F LM316H LM318C LM318F LM318F LM318H LM318N LM319N LM319D LM319D LM319N LM319N LM324D, J LM324D LM324N LM339AD, J LM339AD LM339AD LM339AN LM339AN LM348D LM348D LM348D LM348D LM348D LM348D LM348D LM349D LM349N LM349N LM349N LM349N LM32C LM32AD LM349N LM34BD LM3
LM316AF LM316AH LM316AH LM316D, J LM316F LM316F LM316F LM316F LM316H LM318D LM318F LM318H LM318N LM318N LM319H LM319D LM319N LM319N LM324D, J LM324D LM324N LM339AD, J LM339AD LM339AD LM339AN LM339AN LM339AN LM348N LM348N LM348N LM348N LM348N LM349D LM349N LM349N LM32AD LM349N LM349N LM349N LM349N LM349N LM349N LM32AD LM349N LM349N LM349N LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM32BD LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349N LM32BD LM349N LM349
LM316AH LM316D, J LM316F LM316F LM316F LM316H LM318C LM318F LM318F LM318H LM318N LM319N LM319D LM319N LM319N LM324D, J LM324D LM339AD, J LM339AD LM339AD LM339AD LM339AD LM339AD LM348D LM348D LM348N LM349D LM34BD
LM316D, J LM316F LM316F LM316H LM318D, J LM318F LM318F LM318H LM318N LM318N LM319N LM319D LM319N LM319N LM324D, J LM324D LM339D, J LM339D LM339AD, J LM339AD LM339AN LM339AN LM348D LM348N LM348N LM348N LM349D LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM32AD LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM32AD LM349N LM349N LM349N LM349N LM349N LM32BD LM349N LM32BD LM349N LM32BD LM349N LM32BD LM349N LM349N LM349N LM32BD LM349N LM32BD LM349N LM32BD LM349N LM32BD LM349N LM349N LM349N LM32BD LM349N LM32BD LM349N LM32BD LM34BD LM35BD LM35
LM316H LM316H LM318D, J LM318D LM318F LM318F LM318H LM318N LM319H LM319H LM319D, J LM319D LM319N LM319N LM324D, J LM324D LM324N LM324N LM324N LM339D LM339AD, J LM339AD LM339N LM339N LM348D LM348D LM348N LM348N LM349D LM349N LM349N LM349N LM723H 723DM LM723H 723DC LM723CH 723HC LM725CH 725HM LM725CN 725CN LM725D, J 725DM
LM318D, J LM318F LM318F LM318H LM318N LM319H LM319D LM319D LM319N LM319N LM319N LM324D, J LM324D LM339D, J LM339D LM339AD LM339AD LM339AN LM339AN LM348D LM348D LM348D LM348N LM349D LM349N LM349D LM349N LM349N LM349N LM349N LM32AD LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM349N LM32BH LM349N LM32BH LM3
LM318F LM318H LM318H LM318N LM319H LM319D LM319D LM319N LM319N LM324D LM324D LM324N LM339D LM339D LM339D LM339D LM339AD LM339AD LM339AD LM339AD LM348D LM348D LM348D LM348D LM348D LM348D LM349D LM349N LM349N LM349N LM32D LM32D LM349N LM349N LM349N LM349N LM32D LM349N LM349N LM32D LM349N LM349N LM32D LM349N LM32D LM349N LM32D LM349N LM32D LM349N LM32D LM349N LM32D L
LM318H LM318H LM319N LM319H LM319H LM319D LM319N LM319N LM324D, J LM324D LM324N LM324N LM339D, J LM339D LM339AD, J LM339AD LM339AN LM339AN LM348D LM348N LM348D LM348N LM349D LM349N LM349N LM349N LM323C, J 723DM LM723C, J 723DC LM725CH 725HM LM725CH 725CN LM725CN 725DM
LM318N LM318N LM319H LM319H LM319D, J LM319D LM319N LM319N LM324D, J LM324D LM324N LM324N LM339D, J LM339D LM339AD, J LM339AD LM339N LM339N LM339AN LM339AN LM348D LM348D LM348N LM348N LM349D LM349D LM349D LM349N LM723D, J 723DM LM723D, J 723DM LM723CH 723HC LM725CH 725HC LM725CN 725DM
LM319H LM319D, J LM319N LM319N LM324D, J LM324D LM324N LM339D, J LM339D LM339AD, J LM339N LM339N LM339N LM339AN LM348D LM348D LM348D LM348D LM349D LM349D LM349D LM349N LM723D, J T23DM LM723CH T25HM LM725CH T25HC LM725CN T25DM
LM319D, J LM319N LM319N LM324D, J LM324D LM324N LM324N LM339D, J LM339D LM339AD, J LM339AN LM339AN LM339AN LM348D LM348D LM348D LM348N LM349D LM349D LM349N LM723D, J T23DM LM723CH T25HC LM725CN LM725CN T25DM
LM319N LM319N LM324D, J LM324D LM324N LM324N LM339D, J LM339D LM339AD LM339AD LM339AN LM339AN LM348D LM348D LM348D LM348D LM349D LM349D LM349D LM349N LM723D, J 723DM LM723H 723HM LM725CH 725HM LM725CH 725HC LM725CN 725DM
LM324D, J LM324N LM324N LM339D, J LM339AD, J LM339AD LM339AN LM339AN LM339AN LM348D LM348D LM348D LM349D LM349D LM349N LM349N LM323CD LM723CH LM725CH LM725CN LM725DM LM725DN LM725DN LM725DN LM725DN LM725DN LM725DN LM725DN LM725DN LM725DN
LM324N LM339D, J LM339D LM339AD, J LM339AD LM339N LM339N LM339N LM339AN LM348D LM348D LM348D LM348D LM349D LM349D LM349N LM349N LM723DM LM723D, J T23DM LM723H T23HM LM723CH T23HC LM725CH T25HM LM725CH T25DM LM725CN T25DM
LM339D, J LM339AD, J LM339AD LM339AN LM339AN LM339AN LM339AN LM348D LM348N LM348N LM349D LM349N LM349N LM723D, J T23DM LM723H T23HM LM723CH T23HC LM725CH T25HM LM725CH T25CN T25DM
LM339AD, J LM339AD LM339N LM339AN LM339AN LM348D LM348D LM348N LM349D LM349N LM349N LM723D, J T23DM LM723CD, J T23DC LM723CH T25HM LM725CH T25HC LM725CN LM725D, J T25DM
LM339AN LM339AN LM348D LM348D LM348N LM348N LM349D LM349D LM349N LM349N LM723D, J 723DM LM723H 723HM LM723CD, J 723DC LM723CH 723HC LM725H 725HM LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM348D LM348D LM348N LM348N LM349D LM349D LM349N LM349N LM723D, J 723DM LM723H 723HM LM723CD, J 723DC LM723CH 723HC LM725H 725HM LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM348N LM349D LM349D LM349N LM349N LM349N LM349N LM723DM LM723HM LM723CH 723HC LM725CH 725HM LM725CH 725CN 725CN LM725CN 725DM
LM349D LM349D LM349N LM349N LM723D, J 723DM LM723H 723HM LM723CH 723HC LM725H 725HM LM725CH 725HM LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM349N LM723D, J T23DM LM723H T23HM LM723CD, J T23DC LM723CH T23HC LM725CH T25HM LM725CH T25HC LM725CN T25CN T25CN LM725D, J T25DM
LM723D, J 723DM LM723H 723HM LM723CD, J 723DC LM723CH 723HC LM725H 725HM LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM723H 723HM LM723CD, J 723DC LM723CH 723HC LM725H 725HM LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM723CD, J 723DC LM723CH 723HC LM725H 725HM LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM723CH 723HC LM725H 725HM LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM725H 725HM LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM725CH 725HC LM725CN 725CN LM725D, J 725DM
LM725D, J 725DM
· · · · · · · · · · · · · · · · · · ·
LAZOFOD I I ZOFDO I
LM725CD, J 725DC
LM733D, J 733DM
LM733H 733HM
LM733CD, J 733DC LM733CH 733HC
LM733CH 733HC LM741D, J 741DM
LM741D, J 741DM LM741F 741FM
LM741F 741FM LM741H 741HM
LM741CD, J 741DC
LM741CF 741FC
LM741CH 741HC
LM747D, J 747DM
LM747H 747HM
LM747F 747FM
LM747CD, J 747DC
LM747CP 747PC LM747CH 747HC
LM747CH 747HC LM747CN 747PC
LM478H 748HM
LM748CH 748HC
LM748CN 748PC
LM1458H AM1458H

SIGNETICS

	SIGNETICS	
NE	555	V
Ĺ		
Temperature	Device	Package
Range	Type	Type
	AMD	AMD
Signetics	Direct	Functional
Signetics		Replacement
	Replacement	replacement
LM101F	LM101D	
LM101T	LM101H	
LM101AF	LM101AD LM101AH	
LM101AT LM107F	LM107D	
LM107T	LM107H	
LM108F	LM108D	
LM108T	LM108H	ļ
LM108AF	LM108AD	
LM108AT	LM108AH	1
LM111F	LM111D	
LM111T	LM111H	i
LM119H	LM119H	
LM119D	LM119D	i
LM124F	LM124D	
LM139F	LM139D	
LM201T	LM301H	
LM201AF	LM201AD	
LM201AT	LM201AH	
LM201AV	LM201AN	
LM207F	LM207D	
LM207T LM208F	LM207H LM208D	
LM208T	LM208H	
LM208AF	LM208AD	
LM208AT	LM208AH	
LM211F	LM211D	
LM211T	LM211H	
LM219H	LM219H	
LM219D	LM219D	
LM224F	LM224D	
LM239F	LM239D	
LM301AT	LM301AH	
LM301AV	LM301AN	
LM307F	LM307D	
LM307T	LM307H	
LM308F	LM308D	
LM308T	LM308H	
LM308V LM308AF	LM308N LM308AD	
LM308AT	LM308AH	
LM311F	LM300AH LM311D	
LM311T	LM311H	
LM311V	LM311N	
LM319H	LM319H	
LM319D	LM319D	
LM319A	LM319N	
LM324A	LM324N	
LM324F	LM324D	
LM339A	LM339N	
LM339F	LM339D	
MC1488F	MC1488L	
MC1489F	MC1489L	
MC1489AF	MC1489AL	AMegelio
NE529K NE592K	AM592HC	AM686HC
NE592K N74123B	SN74123N	
N74123F	SN74123N SN74123J	
N74221B	SN74221N	
N74221F	SN74221J	
1	t	



SIGNETICS (Cont.)

TEXAS INSTRUMENTS (Cont.

SIGNETICS (Cont.)						
Signetics	AMD Direct Replacement	AMD Functional Replacement				
N8T22A	9601PC					
N8T22F	9601DC					
N8T26B	N8T26B					
N8T26F	N8T26F					
N8T26AB	N8T26AB	}				
N8T26AF	N8T26AF					
N8T28B	N8T28B					
N8T28F	N8T28F					
N8T38B	1401201	DS8838N				
N8T38F		DS8838J				
N9602B	9602PC	DC00000				
N9602F	9602DC					
SE529K	300250	AM686HM				
SE555T	SE555T	AIVICOOT 11VI				
SE556F	SE556F					
SE592A	AM592PC					
SE592K	AM592HM					
SE592N S54123F	SN54123J	ļ				
S54221F	SN54221J					
S9602F	9602DM					
S8T26F	S8T26F	}				
S8T26AF	S8T26AF					
S8T28F	S8T28F	DOTOO .				
S8T38F		DS7838J				
μA723CF	723DC					
μA723CL	723HC	<u> </u>				
μ723F	723DM					
μA723L	723HM					
μΑ733CA	733PC					
μA733CF	733DC	1				
μΑ733CK	733HC					
μA733F	733DM					
μΑ733K	733HM					
μΑ741CF	741DC					
μΑ741CT	741HC					
μA741F	741DM	1				
μΑ741T	741HM	1				
μΑ747CA	747PC	ľ				
μA747CF	747DC					
μΑ747CK	747HC					
μΑ747F	747DM					
μΑ747K	747HM					
μA748CT	748HC	1				
μA748F	748DM	J				
μΑ748T	748HM	<u> </u>				

TEXAS INSTRUMENTS

Temperature

110

SN

Mfg.'s

ldent.	Range	Type	Type
Texas Instruments	AMD Direct Replacement		AMD inctional placement
SN52101AJ	LM101AD		
SN52101AL	LM101AH		
SN52101AZ	LM101AF	ļ	
SN52105L	LM105H		
SN52106FA	LM106F		
SN52106L	LM106H]	
SN52107J	LM107D		
SN52107L	LM107H	L	

TEXAS INSTRUMENTS (Cont.)

TEXAS INSTRUMENTS (Cont.)					
Texas Instruments	AMD Direct Replacement	AMD Functional Replacement			
SN72308AL	LM308AH				
SN72308JA	LM308D				
SN72308L	LM308H				
SN72311J	LM311D				
SN72311L	LM311H				
SN72318JA	LM318D				
SN72318L	LM318H				
SN72723J	723DC				
SN72723L	723HC				
SN72733J	733DC				
SN72733L	733HC				
SN72741JA	741DC				
SN72741L	741HC				
SN72747JA	747DC				
SN72747L	747HC				
SN72748JA	748DC				
SN72748L	748HC				
SN74L123J	ļ	AM26L123DC			
SN74L123N		AM26L123PC			
SN74LS123J	SN74LS123J	AM25LS123DC			
SN74LS123N	SN74LS123N	AM25LS123PC			
SN74LS240J	SN74LS240J	AM25LS240DC			
SN74LS240N	SN74LS240N	AM25LS240PC			
SN74LS241J	SN74LS241J	AM25LS241DC			
SN74LS241N	SN74LS241N	AM25LS241PC			
SN74LS242J	SN74LS242J	AM25LS242DC			
SN74LS242N	SN74LS242N	AM25LS242PC			
SN74LS243J	SN74LS243J	AM25LS243DC			
SN74LS243N	SN74LS243N	AM25LS243PC			
SN74LS244J	SN74LS244J	AM25LS244DC			
SN74LS244N	SN74LS244N	AM25LS244PC			
SN74LS424J	D8224				
SN74LS424N	P8224	{			
SN74S240J	SN74S240J				
SN74S240N	SN74S240N				
SN74S241J	SN74S241J	1			

TEXAS INSTRUMENTS (Cont.)

Texas Instruments	AMD Direct Replacement	AMD Functional Replacement
SN74S241N	SN74S241N	
SN74S412J	D8212	
SN74S412	P8212	1
SN74123J	SN74123J	AM26123DC
SN74123N	SN74123N	AM26123PC
SN74221J	SN74221J	1
SN74221N	SN74221N	ļ
SN75107AJ	SN74107BJ	
SN75107AN	SN75107BN	}
SN75107BJ	SN75107BJ	ľ
SN75107BN	SN75107BN	Į
SN75108AJ	SN75108BJ	ļ
SN75108AN	SN75108BN	ĺ
SN752108BJ	SN75108BJ	ļ
SN75108BN	SN75108BN	
SN75109J	SN75109J	
SN75109N	SN75109N	
SN75110J	SN75110J	
SN75110N	SN75110N	
SN75114J	9614DC	
SN75114N	9614PC	
SN75115J	9615DC	
SN75115	9615PC	
SN75182J	DM8820AJ	ļ
SN75182N	DM8820AN	1
SN75183J	DM8830J	
SN75183N	DM8830N	
SN75188J	MC1488L	
SN75188N	AM1488PC	
SN75189J	MC1489L	
SN75189N	AM1489PC	
SN75189AJ	MC1489AL	
SN75189AN	AM1489APC	
SN75369J	MMH0026CL	
SN75369P	MH0026CN	

DICE POLICY

Advanced Micro Devices, interface and linear products are all available in dice form.

ELECTRICAL CHARACTERISTICS

Each die is electrically tested to the commercial or military grade DC parameters to guardbanded limits at 25°C to guarantee operation over the temperature range.

QUALITY ASSURANCE

All dice are 100% visually inspected to the requirements of MIL-STD-883A, Method 2010.2, condition B.

All dice are glass passivated with only the bonding pads exposed to provide scratch protection. All dice are provided without gold backing.

SHIPPING PACKAGES/ORDER INFORMATION

All dice are packaged in containers with individual compartments which prevent damage to the die during shipping.

Minimum order for AMD dice is 10 pcs.

SPECIAL CHIP PROCESSING

If there is a need for additional testing or processing, contact AMD for detailed information.

See following pages on ordering information for detail ordering number.

ORDERING INFORMATION

DEVICE NUMBER		0°C to +70°C55°C to +125°C						
NOMBER	Metal Can	Hermetic DiP	Molded DIP	Dice	Metal Can	Hermetic DIP	Fiet Pak	Dice
Am592 Am685" Am686 Am687" Am1500	AM592HC AM685HL AM686HC	AM592DC AM685DL AM686DC AM687DL AM1500DC	AM592PC	AM592XC AM685XL AM686XC AM687XL	AM592HM AM685HM AM686HM	AM592DM AM685DM· AM686DM AM687DM AM1500DM AM1500DL	AM1500FM AM1500FL	AM592XM AM685XM AM688XM AM687XM
Am1508		AM1501DC AM1408L8 AM1408L7				AM1501DM AM1501DL AM1508LB	AM1501FM AM15091FL	
Am1558	AM1458H	AM1408L6			AM1558H			
Am25 Series	T						***********	********
Am2502 Am2503 Am2504 Am25L02 Am25L03 Am25L04 Am25L04 Am25LS240 Am25LS241 Am25LS242 Am25LS243 Am25LS243 Am25LS244		AM2502DC AM2503DC AM2504DC AM25L02DC AM25L03DC AM25L04DC AM25L5240DC AM25L5242DC AM25L5242DC AM25L5243DC AM25L5243DC AM25LS243DC AM25LS244DC	AM2502PC AM2503PC AM2503PC AM25L02PC AM25L03PC AM25L04PC AM25L5240PC AM25L5241PC AM25L5242PC AM25LS242PC AM25LS242PC AM25LS243PC AM25LS244PC	AM2502XC AM2503XC AM2504XC AM25L02XC AM25L03XC AM25L03XC AM25L5240XC AM25L5241XC AM25L5241XC AM25L5242XC AM25L5243XC AM25L5244XC		AM2502DM AM2503DM AM2503DM AM25L02DM AM25L03DM AM25L04DM AM25L04DM AM25L8240DM AM25L8241DM AM25L8242DM AM25L8242DM AM25L8242DM AM25L8243DM AM25L8244DM	AM2502FM AM2503FM AM2504FM AM25L02FM AM25L03FM AM25L04FM AM25L5240FM AM25L5241FM AM25L5242FM AM25LS242FM AM25LS242FM AM25LS244FM	AM2502XM AM2503XM AM2504XM AM25L02XM AM25L03XM AM25L04XM AM25LS240XM AM25LS240XM AM25LS241XM AM25LS243XM AM25LS243XM AM25LS243XM AM25LS243XM
Am26 Series	 				 			
Am2600 Am2602 Am2614 Am2615 Am2616		AM2600DC AM2602DC AM2614DC AM2615DC AM2616DC	AM2600PC AM2602PC AM2614PC AM2615PC AM2616PC	AM2600XC AM2602XC AM2614XC AM2615XC AM2616XC		AM2600DM AM2602DM AM2614DM AM2615DM AM2616DM	AM2600FM AM2602FM AM2614FM AM2615FM AM2616FM	AM2600XM AM2602XM AM2614XM AM2615XM AM2616XM
Am2617 Am26123	ļ	AM2617DC AM26123DC	AM2617PC AM26123PC	AM2817XC AM26123XC		AM2617DM AM26123DM	AM2617FM AM26123FM	AM2617XM AM26123XM
Am26LS29 Am26LS30		AM26LS29DC AM26LS30DC	AM26LS29PC AM26LS30PC	AM26LS29XC AM28LS30XC		AM25LS29DM AM26LS30DM	AM26LS29FM AM26LS30FM	AM26LS29XM AM26LS30XM
Am26LS31 Am26LS32	1	AM26LS31DC AM26LS32DC	AM26LS31PC AM26LS32PC	AM26LS31XC AM26LS32XC]	AM26LS31DM AM26LS32DM	AM26LS31FM AM26LS32FM	AM26LS31XM AM26LS32XM
Am26LS33	1	AM26LS32DC	AM26LS33PC	AM26LS32XC	İ	AM26LS32DM	AM26LS33FM	AM26LS33XM
Am26L02	1	AM26L02DC	AM26L02PC	AM26L02XC		AM28L02DM	AM28L02FM AM28L123FM	AM26L02XM AM26L123XM
Am26L123 Am26S02	1	AM26L123DC AM26S02DC	AM26L123PC AM26S02PC	AM26L123XC AM26S02XC	1	AM26L123DM AM26S02DM	AM26S02FM	AM26S02XM
Am26S10	ļ	AM26S10DC	AM26S10PC	AM26S10XC		AM26S10DM	AM26S10FM	AM28S10XM
Am26S11 Am26S12		AM26S11DC AM26S12DC	AM26S11PC AM26S12PC	AM26S11XC AM26S12XC		AM26S11DM AM26S12DM	AM28S11FM AM26S12FM	AM26S11XM AM26S12XM
Am26S12A		AM26S12ADC	AM26S12APC	AM26S12AXC]	AM26S12ADM	AM26S12AFM	AM26S12AXM
Am29 Series								
Am2905 Am2906		AM2905DC AM2906DC	AM2905PC AM2906PC	AM2905XC AM2906XC		AM2905DM AM2906DM	AM2905FM AM2906FM	AM2905XM AM2906XM
Am2907		AM2907DC	AM2907PC	AM2907XC]	AM2907DM	AM2907FM	AM2907XM
Am2908		AM2908DC	AM2908PC	AM2908XC	<u> </u>	AM2908DM	AM2908FM	AM2908XM
Am2915A Am2916A	ļ.	AM2915ADC AM2916ADC	AM2915APC AM2916APC	AM2915AXC AM2916AXC		AM2915ADM AM2916ADM	AM2915AFM AM2916AFM	AM2915AXM Am2916AXM
Am2917A	}	AM2917ADC	AM2917APC	AM2917AXC		AM2917ADM	AM2917AFM	AM2917AXM
Am32XX Series Am3212 Am3216		D3212 D3126	P3212 P3218	AM8212XC AM8212XC		MD3212 MD3216		_
Am3225	 	D3226	P3226	AM8226XC		MD3226		
Am6070 Am6072 Am6073		AM6070DC	AM6070PC	6070XC		AM6070DM	Am6071	
Am6080 Am6081 DAC-08		AM6080DC AM6081DC AMDAC-08EQ AMDAC-08CO	AM8080PC 6081PC	6080XC 6081XC		AM6080DM AM6081DM AMDAC-08AQ AMDAC-08Q		
DM, DP or DS Series DS0056 (8 pin) DS0056 (12 pin)	DS0056CH DS0056CG	D\$00\$6J	DS0056CN	AM0056CX	DS0056H DS0056G	Doggray		AM0056X
DS0056 (14 pin) DS16/3692 DM71/81LS95 DM71/81LS96 DM71/81LS97 DM71/81LS98 DM76/8620 DM78/8820A DM78/8830		DS3692J DM81LS95N DM81LS96N DM81LS97N DM81LS98N DM9820J DM8820AJ DM8820AJ	DS3692N DM81LS95J DM81LS96J DM81LS97J DM81LS98J DM8820N DM8820N DM8820N DM8830N	AM81LS95X AM81LS96X AM81LS97X AM81LS98X AM8820X AM8820AX AM8820AX AM8830X		DS0056J DS1692J DM71LS96J DM71LS96J DM71LS98J DM7820J DM7820AJ DM7820AJ	DS1892W DM71LS95W DM71LS96W DM71LS97W DM71LS98W DM7820W DM7820W DM7820AW DM7830W	AM71LS95X AM71LS96X AM71LS96X AM71LS98X AM7820X AM7820X AM7830X
DM78/8831 DM78/8832		DM8831J DM8832J	DM8831N DM8832N	AM8831X AM8832X	[DM7831J DM7832J	DM7831W DM7832W	AM7831X AM7832X
DM73/8303B	1	DP8303BJ	DP6303BN	AM8303BX]	DP7303BJ	DP7303BW	AM7303BX
DP73/8304B DS76/8838		DP8304BJ DS8838J	DP8304BN DS8838N	AM8304BX	ļ	DP7304BJ DS7838J	DP73048W DS7838W	AM7304BX

ORDERING INFORMATION (Cont.)

DEVICE NUMBER		0.0	R NUMBER to +70°C		ORDER NUMBER — 55°C to +125°C			
NUMBER	Metal Can	Hermetic DIP	Molded DIP	Dice	Metal Can	Hermetic DIP	Flat Pak	Dice
LH2101A	{	LH2301AD			LH2101AD	LH2101AF		
LM101	LM301H	LM301D	LM301N	LD301	LM101H	LM101D	LM101F	LD101
LM101A	LM301AH	LM301AD	LM201N LM301AN	LD301A	LM201H LM101AH	LM201D LM101AD	LM201F LM101AF	LD101A
- CMIOIA	CM301AH	EMBUIND	LM201AN		LM201AH	LM201AD	LM201AF	
LM102	LM302H	LM302D		LD302	LM102H LM202H	LM102D LM202D	LM102F LM202F	LD102
LM105	LM305H LM305AH			LD305	LM105H LM205H			LD105
LM106	LM306H	LM308D		LD306	LM106H		LM106F	LD106
LM107	LM307H	LM307D		LD307	LM208H LM107H LM207H	LM107D LM207D	LM206F LM107F LM207F	LD107
LM108	LM308H	LM308D	LM308N	LD308	LM108H	LM108D	LM108F	LD108
•					LM208H	LM208D	LM208F	
LM108A	LM308AH	LM308AD	LM308AN	LD308A	LM108AH	LM108AD	LM108AF	LD108A
•			LM310N	LD310	LM208AH LM110H	LM208AD LM110D	LM208AF LM110F	LD110
LM110	LM310H	LM310D	CMSTON	CDSIV	LM210H	LM210D	LM210F	25110
LM111	LM311H	LM311D	LM311N	LD311	LM111H	LM111D	LM111F	LD111
•			· · •		LM211H	LM211D	LM211F	
LM112	LM312H	M312D		LD312	LM112H	LM112D	LM112F	LD112
<u>•</u>					LM212H	LM212D	LM212F	
LM118	LM318H	LM318D	LM316N	LD318	LM116H	LM118D	LM118F	LD118
•					LM218H	LM216D	LM218F	15.40
LM119	LM319H	LM319D	LM319N	LD319	LM119H LM219H	LM119D LM219D	LM119F LM219F	LD119
LM124		LM324D	LM324N	LD324	CM219H	LM124D	LM124F	LD124
•	1				i	LM224D	LM224F	
LM124A		LM324AD	LM324AN	LD324A		LM124AD	LM124AF	LD124A
<u> </u>					LM224AD	LM224AF		
LM139	j	LM339D	LM339N	LD339		LM139D	LM139F	LD139
•	ł					LM239D	LM239F	1 B1204
LM139A		LM339AD	LM339AN	LD339A	ļ	LM139AD LM239AD	LM139AF LM239AF	LD139A
LM148	ļ	LM348D	LM348N	LD348		LM148D	EMEDON	LD148
		1410400	1 112 4011	LD349	LM248D	LM149D		LD149
LM149	1	LM349D	LM349N	LD349		LM249D		CD 140
LF155	LF355H		LF355N	LD355	LF155H			LD155
•	ŀ				LF225H			
LF155A	LF355AH			LD355A	LF155AH			LD155A
LF156	LF356H		LF356N	LD356	LF156H			LD156
LF16A	LF356AH			LD356A	LF256H LF156AH			LD156A
LF157	LF357H		LF357N	LD357	LF157H			LD157
•]				LF257H			104574
LF157A	LF357AH			LD357A	LF157AH			LD157A
LF198	LF398H			LD398	LF198H LF298H			LD198
LM216	LM316H	LM316D		LD316	}	114010	140157	1 Date
• LM218A	LM318AH	LM316AD		LD316A	LM216H	LM216D	LM216F	LD216
•			_		LM216AH	LM216AD	LM216AF	LD216A
MC1488		MC1488L	AM1488PC	AM1488XC				
MC1489 MC1489A	1	MC1489L MC1489AL	AM1489PC AM1489APC	AM1489XC AM1489AXC	1			
MC3448A		MC3448AL	MC344BAPC	AM3448X				A140000CV
MH0026 (8 pin) MH0026 (12 pin)	MH0026CH MH0026CG		MH0026CN	AM0026CX	MH0026H MH0026G			AM0026X
MH0026 (12 pin)		MMH0026CL				MMH0026L	DS0026F	

ORDERING INFORMATION (Cont.)

DEVICE NUMBER	ORDER NUMBER 0°C to +70°C				ORDER NUMBER -55°C to +125°C			
	Metal Can	Hermetic DIP	Molded DIP	Dice	Metal Can	Hermetic DIP	Flat Pak	Dice
SN54/74 Series	ļ							
SN54/74123		SN74123J	SN74123N	AM74123X		SN54123J	SN54123W	AM54123X
SN54/74221	1	SN74221J	SN74221N	Am74221X	Į.	SN54221J	SN54221W	AM54221X
SN54/74LS240	į	SN74LS240J	SN74LS240N	AM74LS240X	ļ	SN54LS240J	SN54LS240W	AM54LS240X
SN54/74LS241		SN74LS241J	SN74LS241N	AM74LS241X		SN54LS241J	SN54LS241W	AMS4LS241X
SN54/74LS242		SN74LS242J	SN74LS242N	AM74LS242X	1	SN54LS242J	SN54LS242W	AM54LS242X
SN54/74LS243	1	SN74LS243J	SN74LS243N	AM74LS243X	l	SN54LS243J	SN54LS243W	AM54LS243X
SN54/74LS244	l .	SN74LS244J	SN74LS244N	AM74LS244X		SN54LS244J	SN54LS244W	AM54LS244X
SN54/74S240	1	SN74S240J	SN74S24DN	AM74S240X	i	SN54S240J	011012021111	AM54S240X
SN54/74S241		SN74S241J	SN74S241N	AM74S241X	1	SN54S241J		AM54S241X
†SN54/74S242	1	SN74S242J	SN74S242N	AM74S242X	ì	SN54S242J		AM54S242X
SN54/74S243		SN74S243J	SN74S243N	AM74S243X		SN54S243J		AM54S243X
SN54/74S244	ŀ	SN74S244J	SN74S244N	AM74S244X		SN545244J		AM54S244X
SN55/75 Series								
SN55/75107B		SN75107BJ	SN75107BN	AM75107BX		SN55107BJ		AM55107BX
SN55/7510BB		SN75108BJ	SN75108BN	AM751088X		SN55108BJ		AM55108BX
SN55/75109		SN75109J	SN75109N	AM75109X		SN55109J		AM55109X
SN55/75110		SN75110J	SN75110N	AM75110X		SN55110J		AM55110X
715	715HC	715DC		715XC	715HM	715DM		715XM
723	723HC	723DC	723PC	723XC	723HM	723DM		723XM
SS\$725	SSS725CJ	SSS725CP			SSS725J	SSS725P		
733	733HC	733DC		733XC	733HM	733DM	733FM	733XM
741	741HC	741DC	741XC	741HM	741DM	741FM	741XM	
741A	741EHC	741EDC		<u> </u>	741AHM	741ADM	741AFM	
SSS741	SSS741CJ				SSS741J			
747	747HC	747DÇ	747PC	747XC	747HM	747DM	747FM	747XM
747A	747EHC	747EDC			747AHM	747ADM	747AFM	
SSS747	SSS747CK	SSS747CP			SSS747K	SSS747P	SSS747M	
748	748HC	748DC	748PC	748XC	748HM	748DM	748FM	748XM
8XXX Series								
8T26	1	N8T26F	N8T26B	AM8T26X	\	S8T26F		AM8T26X
8T26A	ľ	N8T26AF	N8T26AB	AM8T26AX		S8T26AF		AM8T26AX
8T28	ł	N8T28F	N8T28B	AM8T28X	i	S8T28F		AM8T28X
8212	ŀ	D8212	P8212	AM8212XC		AM8212DM		
8216		D8216	P8216	AM8216XC	l	AM8216DM		
8224	1	DB224	AMB224PC	AM8224XC	1	AM8224DM		
Am8224-4	ł	AM8224-4DC			i			
8226	1	D8226	AM8226PC	AM8226XC	l	AM8226DM		
8228	l	D8228	AM8228PC	AM8228XC	l	AM8226DM		
8238	1	D8238	AM8238PC	AM8238XC	Ì	AM8238DM		
Am8238-4		AM8238-40C	AM8238-4PC					
96 Series 9600] .	9600DC	000000	*******		0000014		
9600	1		9600PC	AM9600XC	ļ	9600DM	9800FM	AM9600XM
9602]	9601DC	9601PC	AM9601XC	•	9601 DM	9601FM	AM9601XM
		9602DC	9602PC	AM9602XC	l	9602DM	9602FM	AM9802XM
9614		9614DO	9614PC	AM9614XC	l	9614DM	9614FM	AM9614XM
9615	Į.	9615DC	9615PC	AM9615XC		9615DM	9615FM	AM9615XM
9616	}	9616DC	9816PC	AM9616XC		9616DM		
9617		9617DC	9617PC	AM9617XC		9617DM		AM9817XM
96L02		96L02DC	96L02PC	AM96L02XC	1	961.02DM	96L02FM	AM96L02XM

PRODUCT ASSURANCE MIL-M-38510 • MIL-STD-883

The product assurance program at Advanced Micro Devices defines manufacturing flow, establishes standards and controls, and confirms the product quality at critical points. Standardization under this program assures that all products meet military and government agency specifications for reliable ground applications. Further screening for users desiring flight hardware and other higher reliability classes is simplified because starting product meets all initial requirements for high-reliability parts.

The quality standards and screening methods of this program are equally valuable for commercial parts where equipment must perform reliably with minimum field service.

Two military documents provide the foundation for this program. They are:

MIL-M-38510 – General Specification for Microcircuits
MIL-STD-883 – Test Methods and Procedures for Microelectronics

MIL-M-38510 describes design, processing and assembly workmanship guidelines for military and space-grade integrated circuits. All circuits manufactured by Advanced Micro Devices for full temperature range (-55°C to +125°C) operation meet these quality requirements of MIL-M-38510.

MIL-STD-883 defines detail testing and inspection methods for integrated circuits. Three of the methods are quality and processing standards directly related to product assurance:

Test Method 2010 defines the visual inspection of integrated circuits before sealing. By confirming fabrication and assembly quality, inspection to this standard assures the user of reliable circuits in long-term field applications. Standard inspection at Advanced Micro Devices includes all the requirements of the latest revision of Method 2010, condition B.

Test Method 5004 defines three reliability classes of parts. All must receive certain basic inspection, preconditioning and screening stresses. The classes are:

Class C - Used where replacement can be readily accomplished. Screening steps are given in the AMD processing flow chart.

Class B — Used where maintenance is difficult or expensive and where reliability is vital. Devices are upgraded from Class C to Class B by 160-hour burn-in at 125°C followed by more extensive electrical measurements. All other screening requirements are the same.

Class S — Used where replacement is extremely difficult and reliability is imperative. Class S screening selects extra reliability parts by expanded visual and X-ray inspection, further burn-in, and tighter sampling inspection.

All hermetically sealed integrated circuits (military and commercial) manufactured by Advanced Micro Devices are screened to MIL-STD-883, Class C. Molded integrated circuits receive Class C screening except that centrifuge and hermeticity steps are omitted.

Optional extended processing to MIL-STD-883, Class B is available for all AMD integrated circuits. Parts procured to this screening are marked with a "-B" following the standard part number, except that linear 100, 200 or 300 series are suffixed "1883B".


Test Method 5005 defines qualification and quality conformance procedures. Subgroups, tests and quality levels are given for Group A (electrical), Group B (mechanical quality related to the user's assembly environment), Group C (die related tests) and Group D (package related tests). Group A tests are always performed; Group B, C and D may be specified by the user.


MANUFACTURING, SCREENING AND INSPECTION FOR INTEGRATED CIRCUITS


All integrated circuits are screened to MIL-STD-883, Method 5004, Class C; quality conformance inspection where required is performed to Class B quality levels on either Class B or Class C product.

All full-temperature-range (~55°C to +125°C) circuits are manufactured to the workmanship requirements of MIL-M-38510.

The flow chart identifies processing steps as they relate to MIL-STD-883 and MIL-M-38510.







GROUP A ELECTRICAL TESTS From MiL-STD-883, Method 5005, Table i


Subgroups	LTPD (Note 1)	Initial Sample Size
Subgroup 1 — Static tests at 25°C	5	45
Subgroup 2 - Static tests at maximum rated operating temperature	7	32
Subgroup 3 — Static tests at minimum rated operating temperature	7	32
Subgroup 4 — Dynamic tests at 25°C — Linear devices	5	45
Subgroup 5 — Dynamic tests at maximum rated operating temperature — Linear devices) 7	32
Subgroup 6 — Dynamic tests at minimum rated operating temperature — Linear devices	7	32
Subgroup 7 — Functional tests at 25°C	5	45
Subgroup 8 — Functional tests at maximum and minimum rated operating temperatures	10	22
Subgroup 9 — Switching tests at 25°C — Digital devices	7	32
Subgroup 10 - Switching tests at maximum rated operating temperature - Digital devices (Note 2)	10	10
Subgroup 11 - Switching tests at minimum rated operating temperature - Digital devices (Note 2)	10	10

Sampling plans are based on LTPD tables of MiL-M-38510. The smaller initial sample size, based on zero rejects allowed, has been chosen
unless otherwise indicated. If necessary, the sample size will be increased once to the quantity corresponding to an acceptance number
of 2. The minimum reject number in all cases is 3.

^{2.} These subgroups are usually performed during initial device characterization only.

OPTIONAL EXTENDED PROCESSING CLASS B Steps 101 Through 110

Advanced Micro Devices offers several extended processing options to meet customer high-reliability requirements. These are defined in AMD document 00-003. The flow chart below outlines Option B, a 160-hr burn in. Military temperature range devices processed to this flow (in the left column) meet the screening requirements of MIL-STD-883, Class B.




OTHER OPTIONS

Document 00-003, "Extended Processing Options", further defines Option B as well as other screening or sampling options available or special order. Available options are listed here for reference.

Option	Description	Effect		
A	Modified Class A screen (Similar to Class S screening)	Provides space-grade product, fol- lowing most Class S requirements of MIL-STD-883, Method 5004.		
В	160-hr operating burn in	Upgrades a part from Class C to Class B.		
×	Radiographic inspection (X-ray)	Related to Option A. Provides limited internal inspection of sealed parts.		
s	Scanning Electron Microscope (SEM) metal inspection	Sample inspection of metal coverage of die.		
V	Preseal visual inspection to MIL-STD-883, Method 2010, Cond. A	More stringent visual inspection of assemblies and die surfaces prior to seal.		
P	Particle impact noise (PIN) screen with ultrasonic detection.	Detects loose particles of approximately 0.5 mil size or larger, which could affect reliability in zero-G or high vibration applications.		
Q	Quality conformance inspection (Group B, C and D life and environmental tests)	Samples from the lot are stressed and tested per Method 5005. The customer's order must state which groups are required. Group B destroys 16 devices; Group C, 92 devices; Group D, 60 devices.		

Document 15-010 Rev. E, Jan. 1, 1978



Comparators - Section II

Am106/206/306	Voltage Comparator/Buffer	2-1
Am111/211/311	Precision Voltage Comparator	2-5
Am119/219/319	Dual Voltage Comparator	
Am139/239/339	Low Offset Voltage Quad Comparator	2-13
Am139A/239A/339A	Low Offset Voltage Quad Comparator	2-13
Am685	Voltage Comparator	2-19
Am686	Voltage Comparator	
Am687/687A	Dual Voltage Comparator	
Am1500	Dual Precision Voltage Comparator	
LH2111/2211/2311	Dual Precision Voltage Comparator	2-35
Application Notes		
A New High-Speed Com	parator – The Am685	2-39
	- Designing with High-Speed Comparators	

Am106/206/306

Voltage Comparator/Buffer

Distinctive Characteristics


- · Functionally, electrically, and pin-for-pin equivalent to the National LM 106/206/306
- Drives RTL, DTL or TTL directly
- Output can switch voltages up to 24 V @ 100 mA
- Fan-out of 10 with DTL or TTL

- 100% reliability assurance testing in compliance with MIL STD 883.
- · Electrically tested and optically inspected die for assemblers of hybrid products.
- · Available in metal can and hermetic flat package.

FUNCTIONAL DESCRIPTION

The Am106/206/306 are high-speed voltage comparators/ buffers designed to be used in applications where high accuracy and fast response times are required. The device is useful as a pulse-height discriminator, relay or lamp driver or a line receiver.


FUNCTIONAL DIAGRAM



LIC-072

APPLICATION

Level Detector With Hysteresis



LIC-073

Upper and Lower Trip Points: $V_{UT} = V_{REF} + \frac{R_2 [V_{0 \text{ MAX}} - V_{REF}]}{R_2 + R_3}$


 $V_{LT} = V_{REF} + \frac{R_2 [V_{0 MIN} - V_{REF}]}{R_2 + R_3}$

Hysteresis = $V_H = V_{UT} - V_{LT}$ R₂ [V_{0 MAX} - V_{0 MIN}]

ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am306	Metal Can	0°C to +70°C	LM306H
	Dice	0°C to +70°C	LD306
'Am206	Metal Can	-25°C to +85°C	LM206H
Am106	Metal Can	-55°C to +125°C	LM106H
	Flat Pak	-55°C to +125°C	LM106F
	Dice	-55°C to +125°C	LD106

CONNECTION DIAGRAMS Top Views



Note: Pin 8 connected to bottom of package.

Metal Can

LIC-075

Note: Pin 4 connected to case.

Am106/206/306

MAXIMUM RATINGS

Positive Supply Voltage	15 V
Negative Supply Voltage	-15 V
Output Voltage	24 V
Output to Negative Supply Voltage	30 V
Differential Input Voltage	±5 V
Input Voltage	±7 V
Power Dissipation (Note 1)	600 mW
Output Short Circuit Duration	10 sec
Operating Temperature Range Am106 Am206 Am306	-55°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 60 sec)	300°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (Note 2)

Parameter (see definitions)	Conditions	Min	Am306	Max	Min	Am106 Am206 Typ	Max	Units
Input Offset Voltage	Note 3	T	1.6	5.0		0.5	2.0	mV
Input Offset Current	Note 3	 	1.8	5.0		0.7	3.0	μA
Input Bias Current			16	25		10	20	μА
Voltage Gain			40			40		V/mV
Response Time	Note 4		30	40		30	40	ns
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, I_{sink} = 100 \text{ mA}$	1	0.8	2.0		1.0	1.5	V
Output Leakage Current	$V_{(N} \ge 5 \text{ mV}, 8 \text{ V} \le V_{OUT} \le 24 \text{ V}$	†	0.02	2.0		0.02	1.0	μΑ
The Following Specifications Appl	y Over The Operating Temperature Ra	anges			•			
Input Offset Voltage	Note 3			6.5			3.0	mV
Average Temperature Coefficient of Input Offset Voltage	$T_{A(min)} \leq T_A \leq T_{A(max)}$		5.0	20		3.0	10	μV/°C
Input Offset Current	$T_A = T_{A(max)}$ Note 3, $T_A = T_{A(min)}$		0.6 2.4	5.0 7.5		0.25 1.8	3.0 7.0	μ Α μ Α
Average Temperature Coefficient of Input Offset Current	$\begin{array}{c} 25^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq \text{T}_{\text{A(max)}} \\ \text{T}_{\text{A(min)}} \leq \text{T}_{\text{A}} \leq 25^{\circ}\text{C} \end{array}$		15 24	50 100		5.0 15	25 75	nA/°C nA/°C
Input Bias Current		 		40			45	μА
Input Voltage Range	-7 V ≥ V ⁻ ≥ -12 V	±5.0			±5.0			V
Differential Input Voltage Range		± 5.0			±5.0			V
Saturation Voltage	$V_{IN} \le -5 \text{ mV}_r \text{ I}_{sink} = 50 \text{ mA}$			1.0			1.0	v
Saturation Voltage	$V_{IN} \le -5 \mathrm{mV}, \ I_{sink} \le 16 \mathrm{mA}$			0.4			0.4	V
Positive Output Level	$V_{IN} \ge 5 \text{ mV}, I_{OUT} = 400 \mu\text{A}$	2.5		5.5	2.5		5.5	v
Output Leakage Current	$V_{IN} \ge 5 \text{ mV}, 8 \text{ V} \le V_{OUT} \le 24 \text{ V}$			100			100	μА
Strobe Current	V _{strobe} = 0.4 V		1.7	3.3		1.7	3.3	mA
Strobe ON Voltage		0.9	1.4		0.9	1.4		٧
Strobe OFF Voltage	I _{sink} ≤ 16 mA		1.4	2.5		1.4	2.5	V
Positive Supply Current	$V_{iN} = -5 \text{ mV}$		5.5	10		5.5	10	mA
Negative Supply Current			1.5	3.6		1,5	3.6	mA


Note 1; Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 60°C; derate flat package at 5.4 mW/°C for operation at ambient temperatures above 40°C.


Note 2: These specifications apply for $-3 \text{ V} \ge \text{V}^- \ge -12 \text{ V}$, $\text{V}^+ = 12 \text{ V}$ and $\text{T}_A = 25^{\circ}\text{C}$ unless otherwise specified.


Note 3: The offset voltages, offset currents, and bias currents given are the maximum values required to drive the output from the minimum output level up to the maximum output level. Thus, these parameters actually define an error band and take into account the worst-case effects of voltage gain and input impedance.


Note 4: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.


PERFORMANCE CURVES


































ADDITIONAL APPLICATIONS

Level Detector and Lamp Driver




LIC-077

Relay Driver




LIC-079

Fast Response Peak Detector




LIC-078

Adjustable Threshold Line Receiver



*Optional for response time control

Metallization and Pad Layout



Am111/211/311

Precision Voltage Comparator

Distinctive Characteristics


- The Am111/211/311 are functionally, electrically, and pin-for-pin equivalent to the National LM 111/211/311
- Output Drive 50V and 50mA
- Input Bias Current 150nA max.
- Input Offset Voltage 4mV max.
- Differential Input Voltage Range ±30V

- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected die for assemblers of hybrid products
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in Metal Can, Hermetic Dual-In-Line or hermetic Flat Packages

FUNCTIONAL DESCRIPTION

The Am111/211/311 are voltage comparators featuring low input currents, high differential and common mode voltage ranges, wide supply voltage range, and outputs compatible with all bipolar and MOS circuitry. The inputs and outputs can be isolated from system ground, and the output can drive loads refered to ground or either supply. Strobing and offset balancing are available and the outputs can be wire ORed.


FUNCTIONAL DIAGRAM



LIC-081

CONNECTION DIAGRAM

Top View Dual-In-Line Am111/211/311



Pin 6 is connected to bottom of package.

LIC-082

CONNECTION DIAGRAM Top View Flat Package Am111/211/311

NON-INVERTING INPUT 2 9 COLLECTOR OUTPUT 1 10 NC 4 7 BALANCE/STROBE

Pin 5 is connected to bottom of package.

LIC-083

ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am311	TO-99	0°C to +70°C	LM311H
	Hermetic DIP	0°C to +70°C	LM311D
	Mini-DIP	0°C to +70°C	LM311N
	Dice	0°C to +70°C	LD311
Am211	TO-99	-25°C to +85°C	LM211H
	Hermetic DIP	-25°C to +85°C	LM211D
Am111	TO-99	-55°C to +125°C	LM111H
	Hermetic DIP	-55°C to +125°C	LM111D
	Flat Pak	-55°C to +125°C	LM111F
	Dice	-55°C to +125°C	LD111

CONNECTION DIAGRAM Top View Metal Can

Am111/211/311

EMITTER OUTPUT

8 7 COLLECTOR
OUTPUT

NON INVERTING
10 SALANCE
INPUT

10 SALANCE
V-

Pin 4 is connected to case.

Am111/211/311

MAXIMUM RATINGS

MAXIMON HATINGS	
Voltage from V ⁺ to V ⁻	36V
Voltage from Collector Output to V	
Am111/211	50V
Am311	40V
Voltage from Emitter Output to V	30V
Voltage between Inputs	±30V
Voltage from Inputs to V	+30V, -0V
Voltage from Inputs to V ⁺	30V
Power Dissipation (Note 1)	500mW
Output Short Circuit Duration	10 sec
Operating Temperature Range	
Am111	-55°C to +125°C
Am211	-25°C to +85°C
Am311	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 sec)	300°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (Note 2)

						Am111		
Parameters (see definitions) Input Offset Voltage (Note 3) Input Offset Current (Note 3) Input Bias Current (Note 3)		Min.	Am311 Typ.	Max.	Min.	Am211 Typ.	Max.	Units
	Test Conditions	- T	2.0	7.5		0.7	3.0	mV
				1				
			6.0	50.0		4.0	10.0	nA
			100	250		60	100	nΑ
Response Time (Note 4)	$R_L = 500 \Omega$ to +5 V, $V_E = 0$		200			200		ns
Supply Current								
Positive (Note 5)			3.9	7.5		3.9	6.0	mA
Negative (Note 5)			2.6	5.0		2.6	4.5	mA
Voltage Gain	-		200			200		V/mV
Commercian Malana	$V_{IN} \le -5 \text{ mV}$, $I_C = 50 \text{ mA}$					0.75	1.5	Volts
Saturation Voltage	V _{IN} < -10 mV, I _C = 50 mA		0.75	1.5		ľ		Volts
Output Leakage Current	$V_{IN} > +5 \text{ mV}$, V_C to $V_E = 50 \text{ V}$					0.2	10.0	nA
Output Leakage Current	V _{1N} > +10 mV, V _C to V _E = 40 V		0.2	50.0				nA
The Following Specification	ns Apply Over The Operating Temper	erature Ra	nges					
Input Offset Voltage (Note 3)				10.0			4.0	mν
Input Offset Current (Note 3)				70.0			20.0	пА
Input Bias Current (Note 3)				300			150	пА
Conversion Valence	V _{IN} < -6 mV, I _C = 8 mA					0.23	0.40	Volts
Saturation Voltage	V _{IN} < -10 mV, I _C = 8 mA		0.23	0.40		l		Volts
Output Leakage Current	V _{IN} > +6 mV, V _C to V _E = 50 V				[0.1	0.5	μА
Input Voltage Range		±13	±14		±13	±14		Volts
Supply Current								
Positive (Note 5)	T = 105°C					2.7	4.5	mA
Negative (Note 5)	T _A = 125°C					1.8	3.5	mA

Notes: 1. For the Am111/211/311, derate Metal Can package at 6.8mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line at 9mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4mW/°C for operation at ambient temperatures above 95°C.


for operation at ambient temperatures above 95 C, and the rist rackages at 5.4mW/ C for operation at ambient temperatures above 57 C.


2. Unless otherwise specified, these specifications apply for $V^+ = +15V$, $V_- = -15V$, $V_- = -15V$, and R_- at collector output = 7.5k Ω to +15V.


The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies
with a 7.5kΩ load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance.


^{4.} The response time specified (see definitions) is for a 100mV input step with 5mV overdrive.


PERFORMANCE CURVES


































APPLICATIONS

Offset Balancing




LIC-086

Increasing Input Stage Current*




LIC-087

Strobing




Strobing OFF both Input and Output Stages**



*Increases Input bias current and common mode slew rate by a factor of 3.
**Typical input current = 50pA with inputs strobed OFF.

Metallization and Pad Layout



48 x 65 Mils

Am119/219/319

Dual Comparator

Distinctive Characteristics

- The Am119/219/319 are functionally, electrically, and pin-for-pin equivalent to the National LM119/ 219/319
- Two independent comparators.
- Operates from single 5V supply.
- Output drive 35V and 25mA.
- Input bias current − 1µA max. (1.2µA for Am319)
- Response time 80ns typical at ±15V.


- Minimum fan out of 2 each side
- Inputs and outputs isolated from system ground.
- High common mode slew rate.
- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Available in Metal Can, Hermetic Dual-In-Line, Hermetic Flatpack or Molded DIP packages.

FUNCTIONAL DESCRIPTION

The Am119/219/319 are dual high-speed voltage comparators designed to operate over a wide range of voltage supplies down to a single 5V supply and ground. They have higher gain and lower input bias currents than devices such as the μ A710. The uncommitted collector of the output stage facilitates RTL, DTL and TTL interfacing, and driving lamps and relays at currents up to 25mA. The device is specified for operation from power supplies up to \pm 15V and features faster response than the Am111 at the expense of higher power dissipation.


The Am119 performance is specified over the temperature range -55°C to 125°C, the Am219 performance is specified over the temperature range -25°C to 85°C and the Am319 performance is specified over the temperature range 0°C to 70°C.

FUNCTIONAL DIAGRAM (One Comparator)



LIC-091


CONNECTION DIAGRAM Top View Dual In-Line



Pin 6 connected to bottom of package.

LIC-090

CONNECTION DIAGRAM Top View Flat Package




Pin 5 connected to bottom of package.

LIC-092

	ORDERING	G INFORMATION	
Part	Package	Temperature	Order
Number	Type	Range	Number
Am319	TO-99	0°C to +70°C	LM319H
	DIP	0°C to +70°C	LM319D
	Molded DIP	0°C to +70°C	LM319N
	Dice	0°C to +70°C	LD319
Am219	TO-99	-25°C to +85°C	LM219H
	DIP	-25°C to +85°C	LM219D
	Flat Pak	-25°C to +85°C	LM219F
Am119	TO-99	-55°C to +125°C	LM119H
	DIP	-55°C to +125°C	LM119D
	Flat Pak	-55°C to +125°C	LM119F
	Dice	-55°C to +125°C	LD119

CONNECTION DIAGRAM Top View Metal Can



Pin 5 connected to case.

Am119/219/319

MAXIMUM RATINGS (Above which the useful life may be impaired)

Voltage from V ⁺ to V ⁻	36V
Voltage from Collector Output to V-	36V
Voltage from Ground to V ⁺	18V
Voltage from Ground to V-	25 V
Differential Input Voltage	±5.0V
Input Voltage (Note 1)	± 15 V
Power Dissipation (Note 2)	500 mW
Output Short Circuit Duration	10s
Operating Temperature Range	
Am119	
Am219	-25°C to +85°C
Am319	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 sec)	300°C

ELECTRICAL CHARACTERISTICS (TA = 25°C, Unless Otherwise Noted) (Note 3)

arameters					A111010				•	
See definitions)		Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Volta	ge (Note 4)	R _S < 5k			2.0	8.0		0.7	4.0	mV
Input Offset Curre	nt (Note 4)				80	200		30	75	nΑ
Input Bias Current					250	1000		150	500	nΑ
Response Time (N	ote 5)				80			80		ns
	T	V+=5.0V, V-=0			4.3			4.3		
Supply Current	Positive	V _S = ±15V			8.0	12.5		8.0	11,5	mΑ
	Negative	Vs = ±15V			3.0	5.0		3.0	4.5	
Voltage Gain	<u>. </u>			8.0	40		10	40		
		V _{in} < -5.0mV, I _C = 25mA		_				0.75	1.5	Voits
Saturation Voltage	1.	V _{in} < -10mV, I _C = 25mA			0.75	1.5				VOITS
		Vin > +5.0mV, VC to VE = 3	5V					0.2	2.0	
Output Leakage C	urrent	Vin > +10mV, VC to VE = 35	5V	-	0.2	10	-			μА
The Following S	pecifications	Apply Over The Operating	Temperatur	e Ranges	3					
Input Offset Volta	ge (Note 4)	R _S < 5k				10			7.0	m۷
Input Offset Curre	nt (Note 4)					300			100	nΑ
Input Bias Current						1200			1000	nΑ
		V 00V - 00A	T _A > 0°C					0.23	0.4	
Saturation Voltage	1	V _{in} < -8.0 mV, I _C = 3.2 mA	T _A > 0°C						0.6	Voits
		Vin < -12mV, IC = 3.2mA			0.3	0.4				
Output Leakage C	urrent	V _{in} > +8.0mV, V _C to V _E = 3	5V					1.0	10	μА
toron Malana B		V _S = ±15V			±13			±13		Volts
Input Voltage Ran	ge	V+ = 5.0 V, V- = 0		1.0		3.0	1.0		3.0	VUITS

Am319

Am119/219

Notes: 1. For supply voltages less than ± 15V the absolute maximum rating is equal to the supply voltage.


For supply voltages less train 1 for the absolute instrument rating is equal to the apply voltages less train 1 for the absolute instrument at a supply voltages less than 1 for operation at temperatures above 55°C, the Dual-In-Line at 9mW/°C for operation at temperatures above 55°C, and the Flat Package at 5.4mW/°C for operation at temperatures above 57°C.

^{3.} The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ± 15V supplies.

4. The offset voltages and offset currents given are the maximum values required to drive the output within 1 volt of either supply with a 1mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.


5. The response time specified is for a 100mV input step with 5mV overdrive.

TYPICAL PERFORMANCE CURVES




APPLICATIONS


Relay Driver



Window Detector



Metallization and Pad Layout



57 x 78 Mils

Am139/239/339 · Am139A/239A/339A

Low Offset Voltage Quad Comparators

Distinctive Characteristics

- Four high precision comparators
- Reduced VOS drift over temperature
- Eliminates need for dual supplies
- Allows sensing near ground
- Wide single supply voltage range or dual supplies 2.0 Vpc to 36 Vpc
 - $\pm 1.0 \, V_{DC}$ to $\pm 18 \, V_{DC}$
- Very low supply current drain (0.8mA)—independent of supply voltage (1.0mW/comparator) makes these comparators suitable for battery operation.

- Low input bias current 35 nA
- Low input offset current 3.0 nA and offset voltage — 2.0 mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage

1.0mV at 5.0uA

60mV at 1.0mA

 Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

FUNCTIONAL DESCRIPTION


The Am139, Am239, Am339, Am339A, Am239A and Am339A quad comparators are functionally, electrically and pin-for-pin equivalent to the National LM139, LM239, LM339, LM339A, LM239A and LM339A. This series of precision comparators consists of four independent voltage comparators which were specifically designed to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators have a unique characteristic

in that the input common-mode voltage range includes ground even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The Am139/A series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the Am139/A will directly interface with MOS logic — where the lower power drain of the Am139/A is a distinct advantage over standard comparators.

ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
Am339	DIP	0°C to 70°C	LM339D
	Molded DIP	0° C to 70° C	LM339N
	Dice	0°C to 70°C	LD339
Am239	DIP	-25°C to +85°C	LM239D
Am139	DIP	-55°C to +125°C	LM139D
	Flat Pack	-55°C to +125°C	LM139F
	Dice	-55° C to +125° C	LD139
Am339A	DIP	0°C to 70°C	LM339AD
	Molded DIP	0° C to 70° C	LM339AN
	Dice	0° C to 70° C	LD339A
Am239A	DIP	-25°C to +85°C	LM239AD
Am139A	DIP	-55°C to +125°C	LM139AD
	Flat Pack	-55°C to +125°C	LM139AF
	Dice	-55°C to +125°C	LD139A



Am139/239/339 • Am139A/239A/339A

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS (Above which the useful life may be impaired)

Supply Voltage, V+	36 V _{DC} or ±18 V _{DC}
Differential Input Voltage	36 V _D
Input Voltage	-0.3 V _{DC} to +36 V _{DC}
Power Dissipation (Note 1)	
Power Dissipation (Note 1) Ceramic Dip	900 mW
Power Dissipation (Note 1) Ceramic Dip Plastic Dip	900 mW 570 mW


Output Short Circuit to GND (Note 2)	Continuous
Input Current (Vin -0.3 VDC) (Note 3)	50 mA
Operating Temperature Range	
Am339/A	0°C to +70°C
Am 239/A	-25°C to +85°C
Am139/A	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

(V ⁺ = +5.0V _{DC}) (Note 4)			Am23 Am33			Am 13	9		m239 m339		A	m 139	Α	
Parameters	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	TA = +25°C (Note 9)		:2.0	±5.0		12.0	:5.0		:1.0	± 2.0		±1.0	±2.0	m∨DC
Input Bias Current (Note 5)	I _{IN(+)} or I _{IN(-)} with Output in Linear Range, T _A = +25°C		25	250		25	100		25	250		25	100	nADC
Input Offset Current	IIN(+) - IIN(-), TA = +25°C		:5.0	:50		:3.0	± 25		15.0	±50		±3.0	±25	пАос
Input Common-Mode Voltage Range (Noza 6)	T _A = +25°C	0		V ⁺ -1.5	0		V ⁺ -1.5	0		V ⁺ -1.5	٥		V ⁺ -1.5	VDC
Supply Current	R _L = ∞ on all Comparators T _A = +25°C		0.8	2.0		0.8	2.0		0.8	2.0		8.0	2.0	mADC
Voltage Gain	R _L > 15kΩ, T _A = +25°C, V ⁺ = 15 V _{DC} (To Support Large V ₀ Swing)		200			200		50	200		50	200		V/mV
Large Signat Response Time	V _{IN} = TTL Logic Swing, V _{REF} = +1.4V _{DC} , V _{RL} = 5.0V _{DC} , R _L = 5.1kΩ and T _A = +25°C		300			300			300			300		ns
Response Time (Note 7)	V _{R_L} = 5.0 V _{DC} and R _L = 5.1 kΩ T _A = +25°C		1,3			1.3			1.3			1.3		μς
Output Sink Current	$V_{IN(-)} > +1.0 V_{DC}, V_{IN(+)} = 0,$ and $V_0 < +1.5 V_{DC}, T_A = +25^{\circ}C$	6.0	16		6.0	16		6.0	16		6.0	16		mADC
Saturation Voltage	$V_{IN\{-)} > +1.0 V_{DC}, V_{IN\{+\}} = 0,$ and $I_{sink} < 4.0 mA, T_A = +25°C$		250	400		250	400		250	400		250	400	m∨DC
Output Leskage Current	V _{IN(+)} > +1.0 V _{DC} , V _{IN()} = 0 and V ₀ = 5.0 V _{DC} , T _A = +25°C		0.1			0.1			0.1			0.1		nADC
Input Offset Voltage	(Note 9)			9.0			9.0			4.0			4.0	mVDC
Input Offset Current	1IN(+) - 1(N(-)			: 150			100	L		± 150			1100	nADC
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range			400			300			400			300	nADC
Input Common-Mode Voltage Range		0		V ⁺ -2.0	0		V ⁺ -2.0	0		V ⁺ -2.0	o		V ⁺ -2.0	VDC
Saturation Voltage	$V_{IN(-)} > +1.0 V_{DC}$, $V_{IN(+)} = 0$ and $I_{sink} \le 4.0 \text{ mA}$			700			700			700			700	mVDC
Output Leakage Current	$V_{IN(+)} > +1.0 V_{DC}, V_{IN(-)} = 0$ and $V_0 = 30 V_{DC}$			1.0			1.0			1.0			1.0	μADC
Differential Input Voltage (Note 8)	Keep all V _{IN's} > 0 V _{DC} (or V ⁻ if used)			36			36			v+			v+	VDC

- Note 1: For high temperature operation, the Am339/A must be derated based on a +125°C maximum junction temperature and a thermal resistance of +175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The Am239/A and Am139/A must be derated based on a +150°C maximum junction temperature. The low bias dissipation and the ON-OFF characteristic of the outputs keeps the chip dissipation very small (Pd < 100 mW), provided the output transistors are allowed to saturate.
 - 2: Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of V+.
 - This input current will only exist when the voltage at any of the input leads is driven negative, it is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal outputs states will
 - re-establish when the input voltage, which was negative, again returns to a value greater than $-0.3~\rm V_{DC}$.

 These specifications apply for V⁺ = +5.0 V_{DC} and -55° C < T_A < +125 $^{\circ}$ C, unless otherwise stated. With the Am239/A all temperature specifications are limited to -25° C < T_A < +85 $^{\circ}$ C and the Am339/A temperature specifications are limited to 0° C < T_A < +70 $^{\circ}$ C.
 - The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
 - The Input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V⁺-1.5V, but either or both inputs can go to +30 V_{DC} without damage.

 The response time specified is for a 100mV input step with 5.0mV overdrive, 300ns can be achieved with larger overdrive signals, see typical
 - performance characteristics section.
 - If the voltage applied to any input exceeds V^+ , all four comparator outputs will go to the high voltage level. The low input voltage state must not be less than $-0.3~V_{DC}$ (or $0.3~V_{DC}$ below the magnitude of the negative power supply, if used).
 - At output switch point, V_O ≅ 1.4V_{DC}, R_S = 0Ω with V⁺ from 5.0 V_{DC}; and over the full input common mode range (0 V_{DC} to V⁺ -1.5V_{DC}).



APPLICATION HINTS

The Am139/A is a high gain, wide bandwidth device; which like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. The oscillation shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board-layout is helpful as it reduces stray input-output coupling. Lowering the input resistors to $<10k\Omega$ reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the I/C card attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.


All pins of any unused comparators should be grounded.

The bias network of the Am139/A establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from $2V_{DC}$ to $30\ V_{DC}$.


It is not normally necessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V^+ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than $-0.3V_{DC}$ (at 25°C). An input clamp diode and input resistor can be used as shown in the applications section.

The output of the Am139/A is the uncommitted collector of a grounded-emitter NPN output transistor. Several collectors can be tied together to provide an output OR'ing function. An output "pull-up" resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the Am139/A package. The output can also be used as a simple SPST switch to ground (when a "pull-up" resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V^+) and the β of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately $60\Omega~\mbox{r}_{\mbox{sat}}$ of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp very nearly to ground level for small load currents.



TYPICAL APPLICATIONS (Cont.) $(V^{+} = 5.0V_{DC})$ 100kΩ 1/4 DM54XX LIC-108 LIC-110 LIC-109 **Basic Comparator Driving TTL Driving CMOS** $(V^{+} = 15V_{DC})$ Q V*(12V) IOkΩ *VREF HIGH O ALL DIODES LIC-111 LIC-112 **Limit Comparator** Large Fan-In AND Gate 10kΩ **>** 0.001 µF LIC-113 LIC-114 **One-Shot Multivibrator Remote Temperature Sensing**



L(C-119

Am685

Voltage Comparator

Distinctive Characteristics:

- 6.5ns MAXIMUM PROPAGATION DELAY AT 5mV OVERDRIVE
- 3.0ns Latch setup time
- Complementary ECL outputs
- 50Ω line driving capability


- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically and optically inspected dice for assemblers of hybrid products
- Available in metal can and hermetic dual-in-line packages

FUNCTIONAL DESCRIPTION

The Am685 is a fast voltage comparator manufactured with an advanced bipolar NPN, Schottky diode high-frequency process that makes possible very short propagation delays (6.5 ns) without sacrificing the excellent matching characteristics hitherto associated only with slow, high-performance linear IC's. The circuit has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 50Ω transmission lines. The low input offset and high resolution make this comparator especially suitable for high-speed precision analog-to-digital processing.


A latch function is provided to allow the comparator to be used in a sample-hold mode. If the Latch Enable input is HIGH, the comparator functions normally. When the Latch Enable is driven LOW, the comparator outputs are locked in their existing logical states. If the latch function is not used, the Latch Enable must be connected to ground.

FUNCTIONAL DIAGRAM



The outputs are open emitters, therefore external pull-down resistors are required. These resistors may be in the range of $50{-}200\Omega$ connected to -2.0 V, or $200{-}2000\Omega$ connected to -5.2 V.

CIRCUIT DIAGRAM



ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am685	Metal Can	-30°C to +85°C	Am685HL
	DIP	-30°C to +85°C	Am685DL
Am685	Metal Can	-55°C to +125°C	Am685HM
	DIP	-55°C to +125°C	Am685DM
Am685	Dice	-30°C to +85°C	Am685XL
	Dice	-55°C to +125°C	Am685XM

Am685

MAXIMUM RATINGS (Above which the useful life may be impaired)

Positive Supply Voltage	+7 V
Negative Supply Voltage	-7 V
Input Voltage	±4 V
Differential Input Voltage	±6 V
Output Current	30 mA
Power Dissipation (Note 2)	500 mW

Operating Temperature Range	
Am685-L	-30°C to +85°C
Am685-M	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 Sec.)	300°C
Minimum Operating Voltage (V+ to V-)	9.7V

ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified)

C Characte	eristics		Ami	585-L	Am6	85-M	
ymbol	Parameter (see definitions)	Conditions (Note 3)	Min.	Max.	Min.	Max.	Units
<u> </u>		R _S < 100 Ω, T _A = 25°C	-2.0	+2.0	-2.0	+2.0	mV
vos	Input Offset Voltage	R _S < 100 Ω	-2.5	+2.5	-3.0	+3.0	mV
ΔV _{OS} /ΔΤ	Average Temperature Coefficient of Input Offset Voltage	R _S < 100 Ω	-10	+10	-10	+10	μV/°C
IOS Input Offset Current	T _A = 25°C	-1.0	+1.0	-1.0	+1.0	μА	
		-1.3	+1.3	-1.6	+1.6	μΑ	
		T _A = 25°C		10		10	μА
1B	Input Bias Current			13		16	μΑ
RIN	Input Resistance	T _A = 25°C	6.0		6.0		kΩ
CIN	Input Capacitance	T _A = 25°C		3.0		3.0	pF
V _{CM}	Input Voltage Range		-3.3	+3.3	-3.3	+3.3	V
CMRR	Common Mode Rejection Ratio	R _S < 100 Ω, -3.3 < V _{CM} < +3.3 V	80		80		dB
SVRR	Supply Voltage Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_S = \pm 5\%$	70		70		dB
-		T _A = 25°C	-0.960	-0.810	-0.960	-0.810	V
VOH	Output HIGH Voltage	TA = TA(min,)	~1.060	-0.890	-1.100	-0.920	V
	[TA = TA(max.)	-0.890	-0.700	-0.850	-0.620	V
		T _A = 25°C	-1.850	-1.650	-1.850	-1.650	V
VOL	Output LOW Voltage	TA = TA(min.)	-1.890	-1.675	-1.910	-1.690) v
		TA " TA(max.)	-1.825	-1.625	-1.810	-1.575	_ v
1+	Positive Supply Current			22		22	mA
1-	Negative Supply Current			26		26	mA
PDISS	Power Dissipation			300		300	mW


Switching Characteristics (Vin = 100 mV, Vod = 5 mV)

	Land on Control HIGH	TA(min.) < TA < 25°C	4.5	6.5	4.5	6.5	ns
^t pd+	Input to Output HIGH	$T_A = T_A(max.)$	5.0	9.5	5.5	12	ns
	110	T _{A(min.)} < T _A < 25°C	4.5	6.5	4.5	6.5	กร
^t pd~	Input to Output LOW	TA = TA(max.)	5.0	9.5	5.5	12	ns
Latch Enable to Output HIGH	TA(min.) < TA < 25°C	4.5	6.5	4.5	6.5	ns	
t _{pd+} (E)	(Note 4)	TA = TA(max.)	5.0	9.5	5.5	12	ns
A . (C)	Latch Enable to Output LOW	T _{A(min.)} < T _A < 25°C	4.5	6.5	4.5	6.5	ns
t _{pd=} (E)	(Note 4)	$T_A = T_{A(max.)}$	5.0	9.5	5.5_	12	กร
	1/1-1 Oct Ti (01 4)	TA(min.) < TA < 25°C		3.0		3.0	ns
t ₅	Minimum Set-up Time (Note 4)	TA = TA(max.)	[]	4.0	<u> </u>	6.0	ns
th	Minimum Hold Time (Note 4)	TA(min) < TA < TA(max.)		1.0		1.0	ns
. (0)	Minimum Latch Enable Pulse Width	TA(min.) < TA < 25°C		3.0		3.0	ns
t _{pw} (E)	(Note 4)	TA = TA(max.)		4.0		5.0	ns

NOTES: 2: For the metal can package, derate at 6.8 mW/° C for operation at ambient temperatures above +100° C; for the dual-in-line package, derate at 9 mW/° C for operation at ambient temperatures above +105° C.

3: Unless otherwise specified V⁺ ≈ 5.0V, V⁻ ≈ -5.2V, V_T ≈ -2.0V, and R_L = 50Ω; all switching characteristics are for a 100 mV input step with 5 mV overdrive. The specifications given for V_{Os}, I_{Os}, I_B, CMRR, SVRR, t_{Dd+} and t_{Dd-} apply over the full V_{CM} range and for ±5% supply voltages. The Am685 is designed to meet the specifications given in the table after thermal equilibrium has been established with a transverse air flow of 500 LFPM or greater.

4: Owing to the difficult and critical nature of switching measurements involving the latch, these parameters can not be tested in production. Engineering date indicates that at least 95% of the units will meet the specifications given.



DEFINITION OF TERMS

- VOS

 INPUT OFFSET VOLTAGE That voltage which must be applied between the two input terminals through two equal resistances to obtain zero voltage between the two outputs.
- ΔVOS/ΔT AVERAGE TEMPERATURE COEFFICIENT OF INPUT OFF-SET VOLTAGE — The ratio of the change in input offset voltage over the operating temperature range to the temperature range.
- IOS INPUT OFFSET CURRENT The difference between the currents into the two input terminals when there is zero voltage between the two outputs.
- between the two outputs.

 IB INPUT BIAS CURRENT The average of the two input currents.
- R_{IN} INPUT RESISTANCE The resistance looking into either input terminal with the other grounded.
- C_{IN} INPUT CAPACITANCE The capacitance looking into either input terminal with the other grounded.
- V_{CM} INPUT VOLTAGE RANGE The range of voltages on the input terminals for which the offset and propagation delay specifications apply.
- CMRR COMMON MODE REJECTION RATIO The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
- SVRR SUPPLY VOLTAGE REJECTION RATIO The ratio of the change in input offset voltage to the change in power supply voltages producing it.
- VOH

 OUTPUT HIGH VOLTAGE The logic HIGH output voltage
 with an external pull-down resistor returned to a negative supply.
- VOL OUTPUT LOW VOLTAGE The logic LOW output voltage with an external pull-down resistor returned to a negative supply.
- 1⁺ POSITIVE SUPPLY CURRENT The current required from the positive supply to operate the comparator.
- NEGATIVE SUPPLY CURRENT The current required from the negative supply to operate the comparator.

PDISS POWER DISSIPATION – The power dissipated by the comparator with both outputs terminated in 50Ω to -2.0V.

SWITCHING TERMS (refer to Fig. 1)

- tpd+ INPUT TO OUTPUT HIGH DELAY The propagation delay measured from the time the input signal crosses the Input offset voltage to the 50% point of an output LOW to HIGH transition.
- tpd- INPUT TO OUTPUT LOW DELAY The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output HIGH to LOW transition.
- tpd+(E) LATCH ENABLE TO OUTPUT HIGH DELAY The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output LOW to HIGH transition
- t_{pd-(E)} LATCH ENABLE TO OUTPUT LOW DELAY The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output HIGH to LOW transition.
- ts MINIMUM SET-UP TIME The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.
- th MINIMUM HOLD TIME The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
- tpw(E) MINIMUM LATCH ENABLE PULSE WIDTH The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change.

OTHER SYMBOLS


TA Ambient temperature
RS Input source resistance
VS Supply voltages

V⁺ Positive supply voltage V⁻ Negative supply voltage V_T Output load terminating voltage R_L Output load resistance

Vin Input pulse amplitude
Vod Input overdrive
f Frequency

MEASUREMENT OF PROPAGATION DELAY

A voltage comparator must be able to respond to input signal levels ranging from a few millivolts to several volts, ideally with little variation in propagation delay. The most difficult condition is where the comparator has been driven hard into one state by a large signal, and the next input signal is just barely enough to make it switch to the other state. This forces the input stage of the circuit to swing from a full off (or on) state to a point somewhere near the center of its linear range, thus exercising both its large- and small-signal responses. If the comparator is fast for this condition, it should be as fast or faster for almost any other condition. The unofficial industry standard input signal is a 100mV step with an overdrive of 5mV (the overdrive is the voltage in excess of that needed to bring the output to the center of its dynamic range). The 100mV is more than enough to fully turn on the input stage, but not so large to make measurement a problem. Large pulses would require exceptionally good control on waveform purity, since only a few tenths of a percent of overshoot or ripple would be enough to affect the value of the overdrive and, for sensitive comparators, result in false switching. The propagation delay is measured from the time the input signal crosses the input threshold voltage (i.e., the offset voltage) to the 50% point of either output. This definition ensures that each unit is measured under equal conditions, and also makes the measurement relatively independent of the input rise and fall times.



The test circuit of Figure 2 provides a means of automatically nulling out the offset voltage and applying the overdrive. With S1 in the "NULL" position, the feedback loop around the Am685 via the two operational amplifiers corrects for the offset of the circuit including any do shift in the ground level of the input signal. When switched to "TEST", the offset is held on the storage capacitor of the Am216A and the overdrive is added at the Am216A non-inverting input. The duty cycle of the signal is made low so that the presence of the input pulse during nulling will not disturb the offset. A solid ground plane is used for the test jig, and capacitors bypass the supply voltages. All power and signal leads are kept as short as possible. The Am685 input and output run directly into the 50Ω inputs of the sampling scope via equal lengths of 50Ω coaxial cable. For the conditions shown in the figure, t_{pd+} is measured at the $\overline{\Omega}$ output, If it is desired to measure the opposite output polarities, the polarities of the input signal and overdrive must be reversed.


THERMAL CONSIDERATIONS

To achieve the high speed of the Am685, a certain amount of power must be dissipated as heat. This increases the temperature of the die relative to the ambient temperature. In order to be compatible with ECL III and ECL 10,000, which normally use air flow as a means of package cooling, the Am685 characteristics are specified when the device has an air flow across the package of 500 linear feet per minute or greater. Thus, even though different ECL circuits on a printed circuit board may have different power dissipations, all will have the same input and output levels, etc., provided each sees the same air flow and air temperature. This eases design, since the only change in characteristics between devices is due to the increase in ambient temperature of the air passing over the devices. If the Am685 is operated without air flow, the change in electrical characteristics due to the increased die temperature must be taken into account.


INTERCONNECTION TECHNIQUES

All high-speed ECL circuits require that special precautions be taken for optimum system performance. The Am685 is particularly critical because it features very high gain (60dB) at very high frequencies (100MHz). A ground plane must be provided for a good, low inductance, ground current return path. The impedance at the inputs should be as low as possible and lead lengths as short as practical. It is preferable to solder the device directly to the printed circuit board instead of using a socket. Open wiring on the outputs should be limited to less than one inch, since severe ringing occurs beyond this length. For longer lengths, the printed-circuit interconnections become microstrip transmission lines when backed up by a ground plane, with a characteristic impedance of 50 to 150 Ω . Reflections will occur unless the line is terminated in its characteristic impedance. The termination resistors normally go to -2.0V, but a Thevenin equivalent to V⁻ can be used at some increase in power. Best results are usually obtained with the terminating resistor at the end of the driven line. The tower impedance lines are more suitable for driving capacitive loads. The supply voltages should be well decoupled with RF capacitors connected to the ground plane as close to the device supply pins as possible.


PERFORMANCE CURVES (Unless otherwise specified, standard conditions for all curves are T_A = 25°C, V^+ = 6.0V, V^- = -5.2V, V_T = -2.0V, R_L = 50 Ω , and switching characteristics are for V_{in} = 100mV, V_{od} = 5mV.) Response



Propagation Delays




Propagation Delays





Propagation Delay


as a Function of


Response






















Propagation Delays



PERFORMANCE CURVES (Cont.)

(Unless otherwise specified, standard conditions for all curves are $T_A = 25^{\circ}C$, $V^+ = 6.0V$, $V^- = -5.2V$, $V_T = -2.0V$, $R_L = 50\Omega$, and switching characteristics are for $V_{in} = 100$ mV, $V_{od} = 5$ mV.)

Set-up Time as a




Function of Input Overdrive


TA * 125°C

TA * 25°C


TA * 25°C

OVERDRIVE-mV








Min. Latch Enable





Min. Latch Enable Pulse














Common Mode Limits








PERFORMANCE CURVES (Cont.)

(Unless otherwise specified, standard conditions for all curves are $T_A = 25^{\circ}$ C, $V^{+} = 6.0$ V, $V^{-} = -5.2$ V, $V_{T} = -2.0$ V, $R_{L} = 50\Omega$, and switching characteristics are for $V_{in} = 100$ mV, $V_{od} = 5$ mV.)












Supply Currents




Supply Currents





Supply Currents







Input Resistance









TYPICAL APPLICATIONS $(T_A = 25^{\circ}C)$ High-Speed Window Detector VREF C-LIC-127 300MHz Line Receiver OUTPUT LIC-128 **High-Speed Sampling** OUTPUT ENABLE 0 TO +200HIV VRE LATCH ENABLE (Sample Hate = 100MHz) LIC-129 Metallization and Pad Layout 32 x 54 Mils GND NO 1 Q QUTPUT

Am686 Voltage Comparator


Distinctive Characteristics

- 12ns MAXIMUM PROPAGATION DELAY AT 5mV OVERDRIVE
- Complementary Schottky TTL outputs
- Fanout of 5
- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically and optically inspected dice for assemblers of hybrid products.
- Available in metal can and hermetic dual-in-line packages.

FUNCTIONAL DESCRIPTION


The Am686 is a fast voltage comparator manufactured with an advanced bipolar NPN, Schottky diode high-frequency process that makes possible very short propagation delays without sacrificing the excellent matching characteristics hitherto associated only with stow, high-performance linear IC's. The circuit has differential analog inputs and complementary logic outputs compatible with Schottky TTL. The output current capability is adequate for driving 5 standard Schottky inputs. The low input offset and high resolution make this comparator especially suitable for high-speed precision analog-to-digital processing.

A latch function is provided to allow the comparator to be used in a sample-hold mode. If the Latch Enable input is LOW, the comparator functions normally. When the Latch Enable is driven HIGH, the comparator outputs are locked in their existing logical states. If the latch function is not used, the Latch Enable may be left open or connected to ground.



CIRCUIT DIAGRAM O OUTPUT R36 620 11 Α 10 1,1 kΩ A 11 62Ω R₁₉ 2.7kΩ 035 N_D1 R33 D3/V R₂₀ 300Ω f1⁰2 K°25 05 031 OUTPUT R39 3.6 R34 8.2kΩ R₂₂ 910Ω 97 NON-INVERTING R23 1.5kII GROUND 022 INVERTING Q23 `Q+6 R3 3.3 kΩ R7 3 3 k12 R8 3.3 k12 012 039 038 R₃₀ 430Ω R₂₅ 15012 R₂₄ 150Ω LIC-130

Part	Package	Temperature	Order
Number	Туре	Range	Number
Am686	Metal Can	0°C to 70°C	Am686HC
Amooo	DIP	0°C to 70°C	Am686DC
Am686	Metal Can	-55°C to +125°C	Am686HM
AIIIOOO	DIP	-55°C to +125°C	Am686DM
Am686	Dice	0°C to 70°C	Am686XC
Amooo	Dice	-55°C to +125°C	Am686XM



MAXIMUM RATINGS (Above which the useful life may be impaired)

· · · · · · · · · · · · · · · · · · ·		· ·
Positive Supply Voltage	+7V	Operating Temperatu
Negative Supply Voltage	-7V	Am686-C
Input Voltage	±4V	Am686-M
Differential Input Voltage	±6V	Operating Supply Vo
Power Dissipation (Note 2)	600mW	Am686-C
Lead Temperature (Soldering, 60 sec.)	300°C	Am686-M
Storage Temperature Range	-65°C to +150°C	Minimum Operating \

Operating Temperat	ure Range	
Am686-C		0°C to +70°C
Am686-M		-55°C to +125°C
Operating Supply Vo	oltage Range	
Am686-C	$V^{+} = +5.0V \pm 5\%$	$V^{-} = -6.0V \pm 5\%$
Am686-M	V ⁺ = +5.0V ±10%,	V = -6.0V ± 10%
Minimum Operating	Voltage (V ⁺ to V ⁻)	9.7V

ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified) DC Characteristics

Symbol	Parameter	Conditions (Note 3)	Am686-C	Am686-M	Units
V	Janua Office Valence	R _S < 100Ω, T _A = 25°C	3.0	2.0	mV MAX.
vos	Input Offset Voltage	R _S < 100Ω	3.5	3.0	mV MAX.
ΔV _{OS} /ΔΤ	Average Temperature Coefficient of Input Offset Voltage	R _S < 100Ω	10	10	μV/°C MAX.
	h	25°C < TA < TA (max.)	1.0	1.0	μΑ MAX.
los	Input Offset Current	TA = TA (min.)	1.3	1.6	μΑ MAX.
		25°C < TA < TA (max.)	10	10	μΑ MAX.
1B	Input Bias Current	TA = TA (min.)	13	16	μΑ ΜΑΧ.
V _{CM}	Input Voltage Range		+2.7, -3.3	+2.7, -3.3	V MIN.
CMRR	Common Mode Rejection Ratio	R _S < 100 Ω, -3.3 V < V _{CM} < +2.7 V	80	80	dB MIN.
SVRR	Supply Voltage Rejection Ratio	R _S < 100Ω	70	70	dB MIN.
v _{OH}	Output HIGH voltage	IL = -1.0mA, VS = VS (min.)	2:7	2.5	V MIN.
VOL	Output LOW Voltage	IL = 10mA, VS = VS (max.)	0.5	0.5	V MAX.
1+	Positive Supply Current		42	40	mA MAX.
1-	Negative Supply Current		34	32	mA MAX.
PDISS	Power Dissipation		415	400	mW MAX.

Switching Characteristics ($V^+ = +5.0 \text{ V}$, $V^- = -6.0 \text{ V}$, $V_{in} = 100 \text{ mV}$, $V_{od} = 5.0 \text{ mV}$, $C_L = 15 \text{ pF}$) (Note 4)

t _{pd+}	Propagation Delay, Input to Output HIGH	T _A (min.) < T _A < 25°C T _A = T _A (max.)	12 15	12 15	ns MAX. ns MAX.
t _{pd} _	Propagation Delay, Input to Output LOW	TA (min.) < TA < 25°C TA = TA (max.)	12 15	12 15	ns MAX.
Δt _{pd}	Difference in Propagation Delay between Outputs	T _A = 25°C	2.0	2.0	ns MAX.

- Notes: 2. For the metal can package, derate at 6.8mW/°C for operation at ambient temperatures above +95°C; for the dual-in-line package, derate at 9mW/°C for operation at ambient temperatures above 115°C.


 3. Unless otherwise specified, V⁺ = +5.0V, V⁻ = -6.0V and the Latch Enable input is at V_{OL}. The switching characteristics are for a+100mV
 - input step with 5.0mV overdrive.


 4. The outputs of the Am686 are unstable when bissed into their linear range. In order to prevent oscillation, the rate-of-change of the input signal and the state of the Am686 are unstable when bissed into their linear range. In order to prevent oscillation, the rate-of-change of the input signal and the state of the st
 - 4. The outputs of the Am686 are unstable when biased into their linear range. In order to prevent oscillation, the rate-of-change of the input signals as it passes through the threshold of the comparator must be at least 1V/µs. For slower input signals, a small amount of external positive feedback may be applied around the comparator to give a few millivolts of hysteresis.

PERFORMANCE CURVES

Propagation Delays as a

Propagation Delays as a **Function of Input Overdrive** 15 C_L = 15pF V_{in} = 100mV 14 PROPAGATION DELAY - ns 13 tpd-12 125°C 11 70°C 10 5 L. 1.0 10 OVERDRIVE - mV





Am687·Am687A

Dual Voltage Comparators

Distinctive Characteristics

- 8.0ns MAXIMUM PROPAGATION DELAY AT 5mV **OVERDRIVE**
- Complementary ECL outputs
- 50Ω line driving capability


- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically and optically inspected dice for assemblers of hybrid products.
- Available in the hermetic dual-in-line package.

FUNCTIONAL DESCRIPTION

The Am687 and Am687A are fast dual voltage comparators constructed on a single silicon chip with an advanced high-frequency process. The circuits feature very short propagation delays as well as excellent matching characteristics. Each comparator has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 50Ω transmission lines. The low input offsets and short delays make these comparators especially suitable for high-speed precision analog-to-digital processing.

The comparators are similar to the Am685 high-speed comparator but have been designed to operate from a 5V positive supply (instead of 6V), dissipating less power than two Am685's, Separate latch functions are provided to allow each comparator to be independently used in a sample-hold mode. The Latch Enable inputs are intended to be driven from the complementary outputs of a standard ECL gate. If LE is HIGH and LE is LOW, the comparator functions normally. When LE is driven LOW and LE is driven HIGH, the comparator outputs are locked in their existing logical states. If the latch function is not used, LE must be connected to ground.


FUNCTIONAL DIAGRAM



LIC-134

The outputs are open emitters; therefore external pull-down resistors are required. These resistors may be in the range of $50-200\Omega$ connected to -2.0V, or $200-2000\Omega$ connected to -5.2V.


CIRCUIT DIAGRAM (Each Comparator) R₁ 360Ω R₂₀ 1.54Ω




ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
Am687A	DIP	-30°C to +85°C	AM687ADL
Am687A	DIP	-55°C to +125°C	AM687ADM
Am687	DIP	-30°C to +85°C	AM687DL
Am687	DIP	-55°C to +125°C	AM687DM
Am687	Dice	-30°C to +85°C	AM687XL
Am687	Dice	-55°C to +125°C	AM687XM

METALLIZATION AND PAD LAYOUT



CONNECTION DIAGRAM



Am687/687A

MAXIMUM RATINGS (Above which the useful life may be impaired)

Positive Supply Voltage	+7 V
Negative Supply Voltage	-7∨
Input Voltage	±4 V
Differential Input Voltage	±6 V
Output Current	30 mA
Power Dissipation (Note 2)	600 mW

Operating Temperature Range	
Am687-L, Am687A-L	-30°C to +85°C
Am687-M, Am687A-M	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 Sec.)	300°C
Minimum Operating Voltage (V ⁺ to V ⁻)	9.7 V

Am687A-M


Am687A-L

ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless otherwise specified)

OC Characte	rietice		Am6		Am68		
ymbol	Parameter	Conditions (Note 3)	Min.	Max.	Min.	Max.	Units
	lance Office Value	R _S < 100 Ω, T _A = 25°C	-3.0	+3.0	-2.0	+2.0	mV
v _{os}	Input Offset Voltage	R _S < 100 Ω	-3.5	+3.5	-3.0	+3.0	mV
ΔV _{OS} /ΔΤ	Average Temperature Coefficient of Input Offset Voltage	R _S < 100 Ω	-10	+10	-10	+10	μV/°C
1	Input Offset Current	25°C < T _A < T _A (max.)	-1.0	+1.0	-1.0	+1.0	μΑ
los	input Offset Current	TA = TA(min.)	-1.3	+1.3	-1.6	+1.6	μΑ
I _B	Input Bias Current	25°C < T _A < T _{A(max.)}		10		10	μА
'8	input bias current	TA = TA(min.)		13		16	ДД
V _{CM}	Input Voltage Range		-3.3	+2.7	-3.3	+2.7	_ v
CMRR	Common Mode Rejection Ratio	$R_S \le 100 \Omega$, $-3.3 \le V_{CM} \le +2.7 V$	80		80		dB
SVRR	Supply Voltage Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_S = \pm 5\%$	70		70		dB
_		T _A = 25°C	-0.960	-0.810	-0.960	-0.810	v
VOH	Output HIGH Voltage	TA = TA(min.)	-1.060	-0.890	-1.100	-0.920	V
		T _A ≈ T _{A(max.)}	-0.890	-0.700	-0.850	-0.620	
		T _A = 25°C	-1.850	-1.650	-1.850	-1.650	V
VOL	Output LOW Voltage	TA = TA(min.)	-1.890	-1.675	-1.910	-1.690	V
	l	TA = TA(max.)	-1.825	-1.625	-1.810	-1.575	٧
1+	Positive Supply Current			35		32	mA
1-	Negative Supply Current			48		44	mA
P _{DISS}	Power Dissipation			485	_	450	тW
witching Ch	naracteristics (V _{in} = 100 mV, V _{oc}	j = 5 mV)					
	Propagation Delay, Am687A	T _A (min.) < T _A < 25°C		8.0		8.0	ns
tpd+, tpd	FTOpagetion Delay, Amob/A	T _A ≈ T _A (max.)		10		12.5	ns
tpd+, tpd-	Propagation Delay, Am687	T _A (min.) < T _A < 25°C		10		10	ns
	Tropogation Delay, Amoor	TA = TA(max.)	1	14	_	20	ns
ts	Minimum Latch Set-up Time	T _A = 25°C		4.0		4.0	ns


Notes: 2. Denate at 9mW/°C for operation at ambient temperatures above +115°C.

^{2.} Defate at an interval to operation at annotation actions above 110 G. 3. Unless otherwise specified V⁺ = +5.0V, V⁻ = −5.2V, V_T = −2.0V, and R_L = 50Ω; all switching characteristics are for a 100mV input step will 5mV overdrive. The specifications given for V_{Os}, I_{Os}, I_B, CMRR, SVRR, t_{pd+} and t_{pd−} apply over the full V_{CM} range and for ±5% supply voltage. The Am687 and Am687A are designed to meet the specifications given in the table after thermal equilibrium has been established with a tran verse air flow of 500 LFPM or greater.




Propagation Delays as a Function of Temperature

PERFORMANCE CURVES



Output Rise and Fall Times as a Function of Temperature




- The Am1500 is functionally, electrically, and pin-forpin equivalent to the National LH2111
 - The Am1500 is a dual 111, but requires 25% less power than two 111 comparators
 - Output Drive 50V and 50mA
 - Input Bias Current 150nA max.

- Input Offset Voltage 4.0mV max.
- Differential Input Voltage Range ±30V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in Hermetic Dual-In-Line or Hermetic Flat. **Packages**

FUNCTIONAL DESCRIPTION

The Am1500 is a voltage comparator featuring low input currents, high differential and common mode voltage ranges. wide supply voltage range, and outputs compatible with all bipolar and MOS circuitry. The inputs and outputs can be isolated from system ground, and the output can drive loads referred to ground or either supply. Strobing and offset balancing are available and the outputs can be wire-ORed.


FUNCTIONAL DIAGRAM (each haif)




LIC-138

CONNECTION DIAGRAMS Top Views

Dual In-Line



Flat Package



Note: Pin 1 is marked for orientation.

LIC-139

LIC-140

ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am1500C	TO-99	0°C to +70°C	AM1500DC
	Hermetic DIP	0°C to +70°C	AM1500FC
Am1500L	TO-99	-25°C to +85°C	AM1500DL
	Hermetic DIP	-25°C to +85°C	AM1500FL
Am1500M	Hermetic DIP	-55°C to +125°C	AM1500DM
	Flat Pak	-55°C to +125°C	AM1500FM

Am1500

MAXIMUM RATINGS

MAXIMOM RATINGS	
Voltage from V ⁺ to V ⁻	36V
Voltage from Collector Output to V ⁻ Am1500M, L Am1500C	50V 40V
Voltage from Emitter Output to V ⁻	30V
Voltage between Inputs	±30V
Voltage from Inputs to V	+30V, -0V
Voltage from Inputs to V ⁺	30V
Power Dissipation (Note 1)	500mW
Output Short Circuit Duration	10 sec
Operating Temperature Range Am1500M Am1500L Am1500C	-55°C to +125°C -25°C to + 85°C 0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10 sec)	300°C

ELECTRICAL CHARACTERISTICS

(TA = 25°C unless otherwise specified) (Note 2)

A 25 G dilloss Gillor Misc special			Am15000	:		Am1500M Am1500L		
arameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage (Note 3)			2.0	7.5		0,7	3.0	mV
Input Offset Current (Note 3)			6.0	50.0		4.0	10.0	nΑ
Input Bias Current (Note 3)			100	250		60	100	nA
Response Time (Note 4)	R _L = 500Ω to +5V, V _E = 0		200			200		ns
Supply Current-Positive (Note 5) -Negative (Note 5)			3.9 2.6	7.5 5.0		7.0 4.8	9.5 7.5	mA
Voltage Gain			200			200		V/mV
Saturation Voltage	$V_{in} \le -5.0 \text{mV}, I_C = 50 \text{mA}$ $V_{in} \le -10 \text{mV}, I_C = 50 \text{mA}$		0.75	1,5		0,75	1.5	٧
Output Leakage Current	V _{in} > +5.0mV, V _C to V _E = 50V V _{in} > +10mV, V _C to V _E = 40V		0.2	50.0		0.2	10.0	nA

Input Offset Voltage (Note 3)				10.0			4.0	m∨	
Input Offset Current (Note 3)				70.0			20.0	nΑ	
Input Bias Current (Note 3)				300			150	nΑ	
Saturation Voltage	$V_{in} \le -6.0 \text{mV}, I_C = 8.0 \text{mA}$ $V_{in} \le -10 \text{mV}, I_C = 8.0 \text{mA}$		0.23	0.40		0.23	0.40	V	
Output Leakage Current	V _{in} > +6.0mV, V _C to V _E = 50V				-	0.1	0.5	μΑ	_
Input Voltage Range		±12	±14		±13	±14	_	V	
Supply Current—Positive (Note 5) —Negative (Note 5)	T _A = +125°C					4.8 3.2	6.4 4.4	mA	

Notes: 1. For the Flat Package derate at 6.5mW/°C for operation at ambient temperatures above 83°C, and the Dual-In-Line at 9mW/°C for operation at ambient temperatures above 95° C.

2. Unless otherwise specified, these specifications apply for V⁺ = +15V, V⁻ = -15V, Vg = -15V, and R_E at collector output = 7.5k Ω to +15V.


3. The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies


with a 7,5kΩ load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance.


4. The response time specified (see definitions) is for a 100mV input step with 5.0mV overdrive.


5. The Am1500 supply current is the sum of the supply currents required by each side.


PERFORMANCE CURVES


































APPLICATIONS

Strobing




LIC-142

Strobing Off Both Input and Output Stages**




Offset Balancing



LIC-144

Increasing Input Stage Current*



^{*}Increases input bias current and common-mode slew rate by a factor of 3.

^{**}Typical input current = 50pA with inputs storbed OFF.

LH2111/2211/2311

Dual Precision Voltage Comparator

Distinctive Characteristics


- The LH2111/2211/2311 are functionally, electrically, and pin-for-pin equivalent to the National LH2111/ 2211/2311
- The LH2111 is a dual 111, but requires 25% less power than two 111 comparators
- Output Drive 50V and 50mA
- Input Bias Current 150nA max.

- Input Offset Voltage 4.0mV max.
- Differential Input Voltage ±30V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in Hermetic Dual-In-Line or Hermetic Flat Packages

FUNCTIONAL DESCRIPTION

The LH2111/2211/2311 are voltage comparators featuring low input currents, high differential and common mode voltage ranges, wide supply voltage range, and outputs compatible with all bipolar and MOS circuitry. The inputs and outputs can be isolated from system ground, and the output can drive loads referred to ground or either supply. Strobing and offset balancing are available and the outputs can be wire-ORed.


FUNCTIONAL DIAGRAM (Each Half)




LIC-146

CONNECTION DIAGRAMS Top Views

Dual-In-Line



Flat Package



LIC-147

LIC-148

ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
LH2311	DIP	0°C - +70°C	LH2311D
	Flat Pak	0°C - +70°C	LH2311F
LH2211	DIP	-25°C - +85°C	LH2211D
	Flat Pak	-25°C - +85°C	LH2211F
LH2111	DIP	–55°C - +125°C	LH2111D
	Flat Pak	–55°C - +125°C	LH2111F

LH2111/2211/2311

MAXIMUM BATINGS

36V
50V 40V
30V
±30V
+30V,0V 30V
500mW
10 sec
−55°C to +125°C −25°C to +85°C 0°C to +70°C
-65°C to +150°C
300°C


ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (Note 2)


			LH2311			LH2111 LH2211		
arameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage (Note 3)			2	7.5		0.7	3.0	mV
Input Offset Current (Note 3)			6.0	50.0		4.0	10.0	_nA
Input Bias Current (Note 3)			100	250		60	100	nA
Response Time (Note 4)	R _L = 500Ω to +5V, V _E = 0		200			200		ns
Supply Current-Positive (Note 5)			3.9	7.5		7.0	9.5	mA
-Negative (Note 5)			2.6	5.0	<u> </u>	4.8	7.5	
Voltage Gain			200			200	l	V/mV
Saturation Voltage	VIN < -5mV, IC = 50mA					0.75	1.5	{
	VIN < -10mV, IC = 50mA		0.75	1.5				
	V _{IN} > +5mV, V _C to V _E = 50V					0.2	10.0	nA
Output Leakage Current	V _{IN} > +10mV, V _C to V _E = 40V		0.2	50.0	1			_ ''^
The Following Specifications Ap	ply Over The Operating Temperat	ure Rang	es	_				
Input Offset Voltage (Note 3)				10.0			4.0	mV
Input Offset Current (Note 3)				70.0			20.0	nΑ
Input Bias Current (Note 3)			1	300			150	nA
	V _{IN} < -6mV, I _C = 8mA					0.23	0.40	v
Saturation Voltage	V _{IN} < −10mV, I _C = 8mA		0.23	0.40	1			} `
Output Leakage Current	V _{IN} > +6mV, V _C to V _E = 50V					0.1	0.5	μΑ
Input Voltage Range		±13	±14		±13	±14		V
Supply Current-Positive (Note 5)	T 405°C					4.8	6.4	mA
-Negative (Note 5)	T _A = 125°C					3.2	4.4	'''''


For the Flat Package derate at 6.5 mW/°C for operation at ambient temperatures above 83°C, and the Dual-In-Line at 9 mW/°C for operation at ambient temperatures above 95°C.
 Unless otherwise specified, these specifications apply for V⁺ = 15V, V⁻ = -15V, V_E = -15V, and R_L at collector output = 7.5kΩ to +16V.
 The offset voltage, offset current and bias current given are the maximum values required to drive the collector output to within 1V of the supplies with a 7.5kΩ load. These parameters define an error band and take into account the worst case effects of voltage gain and input impedance. 4. The response time specified (see definitions) is for a 100mV input step with 5mV overdrive.


^{5.} The LH2111 supply current is the sum of the supply currents required by each side.


PERFORMANCE CURVES


































APPLICATIONS

Strobing




LIC-150

Strobing Off Both Input and Output Stages**




Offset Balancing



LIC-152

Increasing Input Stage Current*



LIC-153

^{*}Increases input bias current and common-mode slew rate by a factor of 3.

^{**}Typical input current = 50pA with inputs strobed OFF.

A NEW HIGH-SPEED COMPARATOR THE Am685

By Jim Giles and Alan Seales

INTRODUCTION

Modern electronic systems require more and more that operations be performed in a few nanoseconds so that the delay of the complete system, which may be very complex, be held to a minimum. There are abundant logic circuit elements available that meet this criterion; gold-doped TTL, Schottky TTL, and emitter-coupled logic (ECL), listed in descending order of propagation delay. Where it is necessary to interface from the analog world to the input of a logic system, or to detect very low-level logic signals in the presence of heavy noise, a high-speed precision comparator is needed. If such a comparator had a propagation delay less than 10ns, it could replace costly and complex circuitry that designers are now forced to use in very high-speed analog-to-digital converters, data acquisition systems, and optical isolators, as well as make possible many applications hitherto considered unfeasible. It could also be used as a sensitive line receiver or sense amplifier, in 100MHz sample and hold circuits, and in very highfrequency voltage-controlled oscillators.

The basic requirements for a high-speed precision comparator are few and well-defined: good resolution (high gain), high common-mode and differential voltage ranges, outputs compatible with standard logic levels, and, above all, very fast response to signal levels ranging from a few millivolts to several volts. The industry workhorse, the 710, has come close to meeting these requirements, and except for the most demanding applications, its 40ns propagation delay is adequate. A survey of presently available monolithic IC comparators (Table I) shows that there is really none that meets the requirements of very high-speed systems. The newer TTL-output circuits offer only marginal improvement over the 710 when measured under identical conditions of large input pulse and small overdrive, and the ECL-output comparator, although faster, has such poor resolution that it can be used only for large input signals. Advanced Micro Devices felt there was a need for a family of linear devices to fill the needs of very high-speed systems, with the first circuit being a precision comparator with less than 10ns delay.

Type No.	Logic Family	Propagation Delay	Resolution
Am111	TTL	200ns	0.012mV
μΑ710	TTL	40ns	1,4mV
Am106	TTL	40ns	0.06mV
μ Α 76 0	TTL	25ns	0.5mV
NE527/529	TTL	25ns	0.5mV
MC1650	ECL	12ns	30mV

Table I: Propagation Delays of Available Monolithic IC Comparators (100mV Input Step, 5mV Overdrive)

DESIGN OBJECTIVES

In order to achieve the ultimate in speed, it is clear that the comparator outputs must be compatible with ECL, even

though at present the majority of systems use TTL. Designers striving for the highest possible speed will already be using ECL in the critical circuit areas of their systems to squeeze the last possible nanosecond out of the overall delay. Further, an ECL circuit requires only one-third the gain of an equivalent TTL circuit for the same resolution owing to its smaller output logic swing. This means that lower impedances can be used and consequently larger bandwidth realized for the same power dissipation. Also, there is no problem interfacing the linear input stages with the digital output gate since an ECL gate is basically a non-saturating overdriven differential amplifier. Properly driving a TTL gate from a linear amplifier is more difficult, however, because it requires a large voltage swing suitably biased to track the input logic threshold with temperature, plus a large peak negative current capability to turn off the gate with minimum delay.

The usefulness and versatility of a comparator can be enhanced by adding a strobe or latch function to the circuit. A strobe simply forces the output of the comparator to one fixed state, independent of input signal conditions, whereas a latch locks the output in the logical state it was in at the instant the latch was enabled. The latch can thus perform a sample and hold function, allowing short input signals to be detected and held for further processing. If the latch is designed to operate directly upon the input stage—so the signal does not suffer any additional delays through the comparator—signals only a few nanoseconds wide can be acquired and held. A latch, therefore, provides a more useful function than a strobe for very high-speed processing.

The most difficult input signal for a comparator to respond to is a large amplitude pulse that just barely exceeds the input threshold. This forces the input stage of the comparator to swing from a full off (or on) state to a point somewhere near the center of its linear range. This exercises both the large-and small-signal responses of the stage. If the comparator has less than 10ns delay under these stringent conditions, then it should be as fast or faster for any other circumstances (see Figure 1). The industry standard measurement is with a




Figure 1. Response to step input signals at output of a differential amplifier

A NEW HIGH-SPEED COMPARATOR

100mV input pulse and an overdrive 5mV above input threshold (this was used for the delays given in Table 1). Pulses larger than 100mV might be used, but this would multiply measurement difficulties, since only a few tenths of a percent aberration or ripple in the pulse generator waveform would be enough to seriously affect the accuracy of the small overdrive, and thus would give misleading results for the propagation delay.

To obtain satisfactory speed for all input signals and particularly for the worst case measurement conditions, the input stage of the comparator must have: 1) wide small-signal bandwidth, 2) high slew rate for large signals, 3) minimum voltage swings, and 4) high gain. The first requirement can be realized by using low-value load resistors, by making every effort in circuit design, device geometry and processing to minimize parasitic capacitances, and by using transistors with the highest f_T possible. The second item calls for high operating currents as well as minimum capacitance. The last two requirements are conflicting, since obtaining high gain normally requires a large voltage swing; therefore some means of clamping the swing must be used that does not degrade the propagation delay.

The overall gain of the complete comparator must also be high because, as illustrated in Figure 1, the propagation delay is less if each stage is well overdriven. To ensure that most of the input overdrive signal is actually used for overdriving, and not consumed in just moving the output from one state to the other, the gain error should be no more than about 10% of the input overdrive. Therefore, for a 5mV overdrive and an ECL output swing of 800mV, the minimum gain must be 1600. It is not practical to strive for much higher gain than this because the small-signal rise time begins to suffer as the stage gain increases. Addition of another stage is undesirable as this also adds delay and increases circuit complexity. It must be remembered that there is a maximum limit on power dissipation that a single integrated circuit package can handle adequately, and this consideration must influence the choice of operating currents and impedance levels throughout the design of the circuit.

With a figure for the total gain required, it is now possible to determine the number of stages and the gain per stage. Since the output stage must be ECL-compatible, its design is fixed, giving a differential-input to single-ended-output gain of about 6. This leaves a differential gain of 270 to be provided by the remainder of the comparator. This is most efficiently divided between two stages, each with a gain somewhat over 16. Both stages should be identical, since minimum overall delay time is obtained when identical stages are cascaded.

A factor not yet discussed that affects the accuracy of the comparator is its input offset voltage. Unless this is trimmed out initially, it must be added to the overdrive in determining the worse-case value of input signal for which the propagation delay specifications will be met. Even with trimming, the temperature drift of high-offset units is typically much greater than that of low-offset units. Therefore, it is desirable to have low initial offset so that trimming is not necessary, and so that the offset temperature coefficient will be good. Also affecting the offset voltage and its drift at higher source resistances are the input currents. To keep this contribution to the total offset low requires high current gains in the input transistors. Therefore, obtaining offsets in the 1–2mV range requires close attention to circuit design, mask layout, and very tight process control (equivalent to that needed for the high-performance,

how-frequency operational amplifiers), but with the added kicker of f_{TS} well above 1GHz.

As was mentioned, large common-mode and differential voltage ranges are desirable features of a comparator. The limits of the common-mode range in a well-designed circuit should be close to the supply voltages. Since a high-speed comparator will, of necessity, operate at fairly high current levels, the supply voltages must be low to stay within the package power dissipation limits. As a minimum, the common-mode range should be equal to or exceed the differential voltage range to take full advantage of the voltage breakdown characteristics of the input transistors. The basic differential amplifier input stage has a differential voltage breakdown in the range of 5 to 6 volts; the design goal for the common mode range should thus be at least ±3 volts.

In summary, the design objectives for a high-speed precision comparator are as follows:

- propagation delay <10ns measured at 100mV input step, 5 mV overdrive
- 2) ECL-compatible outputs
- 3) latch capability
- 4) gain >1600
- 5) input offset voltage <±2mV
- 6) common mode range >±3V

CIRCUIT DESIGN

The watchword in designing wideband circuits is simplicity—have the fewest possible active devices in the signal path, the lowest possible impedance levels, and the lowest possible capacitance. The simple, common-emitter differential amplifier can be designed to approach these ideals with one major exception: the deleterious shunting effect of the collector-to-base capacitance upon the driving source resistance is multiplied by the voltage gain of the stage (Miller effect). Even though the impedance levels will be only a few hundred ohms at most, this condition cannot be tolerated if maximum speed is to be achieved. The solution is to add an additional pair of common-base transistors to form a differential cascode amplifier (Figure 2). This circuit has all of the performance features of a common-emitter amplifier and no feedback capacitance.




Figure 2. Differential cascode amplifier

Further advantages of the cascode will become apparent later when the latch design is discussed. The only drawback is that there are more devices in the signal path, the positive common-mode range is reduced, and circuitry has to be provided to bias the cascode transistors.

It is now necessary to provide a means of shifting the signal at the output of the cascode (which is very near the positive supply voltage) down to a lower voltage to drive the inputs of the second stage. The use of PNPs is definitely out because of their poor frequency response. This leaves three possibilities: a chain of forward-biased diodes, a programmed voltage drop across a resistor, or a zener diode. The diode chain is useful for level shifts of only a few volts at most, above that, the number of diodes gets too large, with a consequent increase in shunt capacitance and temperature coefficient. The use of a currentsource/resistor combination is in the wrong direction for keeping impedance levels low. The resistors could be bypassed with capacitors, but this would offer only marginal improvement, since integrated capacitors have a large shunt component to the substrate. Besides, the addition of four capacitors (for both stages) would result in a large increase in chip area.

The zener diode is definitely superior for high-frequency applications because its shunt capacitance to ground is low, being equal to the collector-to-base capacitance of a transistor. It has no capacitance to the substrate, and its dynamic resistance is quite low. It does have the disadvantage that the level shift is limited to one voltage (6V), which restricts the range of power supply variation the circuit can tolerate. In addition it requires very tight control of the manufacturing process to maintain the matching required. For an input stage gain of 16 the zener voltages have to be matched to better than 0.25% to produce less than 1mV offset voltage at the input.

As shown in Figure 3, the zeners are buffered from the cascode collectors by emitter followers. The pulldown current through the zener-follower combination must be made large enough to discharge the node capacitance when the follower swings in the negative direction. The minimum value necessary is determined by the node capacitance, the signal swing, and the amount of delay that can be tolerated. The amount of signal swing can be reduced by adding clamping diodes across the collectors of the cascode, Regular diode-connected transistors could be used, but would add considerable collector-tosubstrate capacitance across the load resistors as well as base-to-emitter capacitance between them. Schottky diodes, on the other hand, require little additional chip area, and are very fast, With clamping, some of the common-mode range lost when the cascode was added can be regained because the cascode transistors can be biased closer to the positive supply without fear of going into saturation at the extremes of the signal swing. The use of Schottky diodes, however, puts a few more gray hairs on the head of the process engineer since he has to control another set of characteristics without affecting the other parameters. The circuit values given in Figure 3 are designed for a minimum differential gain of 16, and a minimum negative-going slew rate at the output of the level-shifter of 1000V/µs.

As mentioned earlier the design of the output stage {Figure 4} can vary little from that of a standard ECL gate. The output emitter followers have to be large enough to handle loading by a 50Ω transmission line (25mA), yet small enough not to add a lot of capacitance that would slow down the response. Therefore, the transistor design must be as efficient as possible with regard to physical size and current-carrying




Figure 3. Basic cascode gain stage

capacity. Since the input common-mode level to the gate varies with changes in the power supplies and resistor tolerance, a current source is used to supply the emitters of the gate, rather than the usual resistor to the negative supply. The design of this current source must be such as to provide the correct logical "1" and "0" levels at the output and the proper variation with temperature and power supply changes. The propagation delays to either output of this gate will be equal, whereas they are slightly different in a standard ECL gate owing to the additional capacitive loading on the $\overline{\mathbb{Q}}$ output caused by the multiple input transistors.

Implementation of the latch function must be accomplished without interfering with the normal comparator operation or degrading the speed in any way. It must be as close to the input as possible to permit short input signals to be acquired and held. One simple method of adding a latch to a differential




Figure 4. Output gate




Figure 5. Simple latch circuit




Figure 6. Cascode with latch

amplifier is shown in Figure 5. A pair of transistors, Q_5 and Q_6 , are cross-coupled at the collectors of the input transistors, Q_1 and Q_2 . The current source I_2 is switched on when it is desired to enable the latch. If I_2 is greater than I_1 , the positive feedback via Q_5 and Q_6 will hold the circuit in whatever state it was in when the latch was turned on.

The simple circuit of Figure 5 is not the best for speed because of the added capacitance of Ω_5 and Ω_6 and the fact that they can saturate unless the signal swings are very small. However, it can be adapted to the cascode stage quite nicely as illustrated in Figure 6. Drive for the positive feedback transistors is taken from the level shifters, and the collectors go to the emitters of the cascode. With this arrangement there is no significant capacitive loading on the gain stage at all. The current source is switched by another differential amplifier, $\Omega_9-\Omega_{10}$, referenced to the ECL logic threshold voltage. This provides the correct input levels for the Latch Enable being driven from a standard ECL gate as well as being very fast, since only currents are being switched.

The latch current source (I2) must be about 1mA greater than the input current source (I1) to ensure positive latching for any condition of input signal. Thus, for 5mA in the input stage, at least 6mA must be used to power the latch. This amounts to a lot of power consumed for a function that some users may never even need. However, there is a way to cut the latch standby power down to zero; this is accomplished by the addition of Ω_7 and Ω_8 , as shown in Figure 8.

To understand the function of these transistors, first refer to Figure 7. The differential voltage appearing across the emitters of the cascode transistors is equal to the input signal (for small input signals). This is because the currents through the lower pair of transistors in the cascode are equal to the corresponding currents through the upper pair, and the transistors are matched; therefore the differences in base-emitter voltages must be equal. Thus, Q7 and Q8 function as if they were




Figure 7. Cascode with "parallel" transistors




Figure 8. Complete input cascode stage with latch

simply connected in parallel with Q₁ and Q₂, as far as the net effect at the collector load resistors is concerned. To obtain the desired total stage gain, the current I₁ can be 2mA and I₃ can be 3mA.

Now refer to Figure 8. With the latch enable HIGH, Qg will be switched on and the 3mA current source will be supplied to the parallel transistors, Q7—Q8. The comparator functions normally, and no current is used up in the latch. When the latch enable goes LOW, I2 will be switched through Q10 to the positive feedback transistors, robbing 3mA from the gain stage and giving it to the latch. The latch current is now 1mA greater than the input stage current, but the total current required is still only 5mA. As with the latch transistors, the collectors of the parallel transistors are connected to the emitters of the cascode, so no additional capacitance is added across the load resistors. This places the requirement on Q7 and Q8 that they maintain their high f7 at zero collector-to-base voltage.

The use of the parallel transistors has the added bonus that the input bias currents are decreased by more than a factor of two, thus reducing their influence on the offset voltage. The penalty paid is that all three pairs of junctions (Q_1-Q_2,Q_3-Q_4) and (Q_7-Q_8) add equally to the input offset. Once again, the processing must be carefully controlled to keep the overall offset within the 2mV goal.

The complete circuit of the comparator is given in Figure 9. It includes some additional refinements as well as the DC biasing, The drive for the latching transistors is taken from the emitters of the second cascode rather than from the level-shifting zeners. This removes their input capacitance from the level shifter and also ensures that Q10 cannot saturate. A resistor (Rg) is included to center the common-mode voltage at the input to the gate within its dynamic range; this prevents saturation of the gate or its current source over the expected range of signal swing, temperature drift and supply voltage variations. A separate ground is used for the output emitter followers so that heavy loading at the output will not couple back into the remainder of the circuit. The DC bias chain for the current sources is referenced to ground and the negative supply, so the output logic levels will track those of other ECL circuits connected to the same negative supply. The current sources are designed to stay constant with temperature, which keeps the open-loop gain high at elevated temperatures (>1000 at +125°C), and thus helps to maintain good propagation delay.




Figure 9. Complete schematic of the Am685 comparator

PROCESS TECHNOLOGY

Circuit design requirements for high speed and a latch function result in an input structure that has three pairs of transistors, the matching of which determines the offset voltage. This dictates that the matching of VBE shall be extremely good between the transistors in each pair in order to meet the 2mV maximum offset voltage target. For the speeds necessary the transistor f_T has to be in the region above 1 GHz, so high-frequency performance can not be compromised. The slew rate of the input stage has to be very high for acceptable response with large input signals. This is achieved by high operating current and low stray capacitances. It is very desirable to keep both the input bias current and the input offset current very low so that the impedances in the source voltages do not introduce intolerable input voltage errors. It would be possible to use a Darlington-connected input stage to achieve these low currents, but the penalty exacted in offset voltage, offset voltage drift, and propagation delay is unacceptable, so high current-gain transistors that match extremely well are needed. The problems are thus centered on achieving very wellmatched transistors with high beta and high ft.

As previously mentioned, it is desirable in a comparator to have a wide common-mode voltage range and high powersupply rejection ratio. This is facilitated by using Schottky diodes to clamp the collector-to-collector swings in the first two stages. Schottky diodes can be fabricated simply by making a window in the oxide over the N-type epitaxial layer and using the same evaporated aluminum as is used for the interconnects (see Figure 10). The contact potential between silicon and aluminum causes a potential barrier to the flow of Making the metal positive lowers this barrier, allowing electrons to pass over it by virtue of their thermal energy. This process is essentially the same as thermionic emission. Since these electrons are majority carriers, Schottky diodes show extremely fast turn-off characteristics, desirable in this application. Why the Schottky diode is so attractive is that the forward voltage necessary to produce a given current may be several hundred millivolts less than that required to produce the same current in a p-n junction diode of about the same size. It can thus be used as a "clamp" to prevent a bipolar transistor from saturating, when connected from collector to base so as to prevent the forward voltage of the collector-base diode from rising to a level sufficient to cause appreciable current flow in the collector-base diode. This is the common application in Schottky TTL circuits.

In the ECL comparator the use is different. Here they are used back-to-back to limit the differential voltage swings between the collectors in both the first and the second stages. Connected in this way the reverse voltage seen by one Schottky diode is equal to the forward voltage drop of the other diode. Because this voltage is so small reverse leakage is not a great problem. In the simple Schottky diode structure, as described above, the reverse leakage is high. Most of this leakage current is generated at the perimeter of the metal, where there is an electric field concentration. In order to reduce this field the metal is extended all around the opening in the oxide, overlaying this oxide. Spacing the metal from the silicon in this way reduces the field and hence the leakage. In applications where low leakage is critical, the use of a P+ guard ring is called for, but this carries with it extra capacitance, so in view of the fact that the reverse voltage is so low the guard ring technique was discarded for this application. Even so, the diodes used in the comparator have low leakage characteristics with a breakdown at about 45V.




Figure 10. Cross section of transistor and Schottky diode showing sinker and P+ base contact enhancement

At the very high speeds being considered, much effort has to go into reducing capacitances and resistances. Thinning down the epitaxial layer to the minimum required to sustain the voltages encountered is of benefit in two ways: 1) the collector-isolation sidewall area is reduced, lowering the collector-to-substrate capacitance; 2) the collector-series resistance is reduced. The two major contributions to collectorseries resistance are the resistance of the epitaxial material between the emitter and the buried N+ layer, and the resistance of the epitaxial layer between the collector contact and the buried layer. However, the first resistance is subject to reduction by conductivity modulation during operation of the device and thus is less important than the second term. The second term can be made very small by using a "sinker", which is a high concentration N-type diffusion from the surface, through the epitaxial layer, to the buried N+ layer. Contact to the collector is then made to the surface of the sinker. (see Figure 10)

Collector-to-base capacitance is held low by using very small dimensions and by using a relatively high epitaxial layer resistivity. The latter also serves to reduce the collector-to-substrate capacitance. A further reduction in collector-to-base capacitance results from using a shallow, high sheet-resistivity diffusion for the base. However, this raises the base resistance, both because the bulk resistance from the contact to the active base region is increased and because the specific contact resistance is increased. These resistances may be reduced by depositing P+ regions under the base contact areas after the main base diffusion.

A compromise has to be made in selecting emitter width. Large emitters are desirable for VBE matching, but very small emitters are essential for high fr. A stripe emitter, .25-mil wide and 1-mil long, was chosen as optimum. A difference in width, between two otherwise identical emitters, of .01-mil will be sufficient to cause an offset voltage of 1 mV. From this, it can be seen that the photolithography must be extremely carefully controlled, since the offset voltages of three pairs of transistors are summed to give the total offset of the comparator. Because the emitters are so narrow the normal procedure of making a contact cut inside of the emitter cannot be used. Instead, the emitter oxide is simply dissolved in hydrofluoric acid immediately before the aluminum evaporation in order to expose the emitter. As a consequence, the lateral distance between the metal and the emitter-base junction is very small, being equal to the lateral diffusion of the emitter. This means that the sintering process must be carried out at a temperature lower than is customary in linear circuit manufacture in order to avoid short-circuiting the emitter-base junction by lateral migration of aluminum. An additional reason for lowering the sintering temperature is to avoid penetration of aluminum down through the emitter and base, causing emitter-to-collector shorts.

The requirement for high current gain, for low input bias currents, necessitates narrow base widths. Emitter-to-collector shorts can be a problem in these shallow, narrow-base structures. The probability of shorting can be minimized by careful cleaning procedures and by proper emitter doping levels. Keeping the emitter doping level low also reduces the magnitude of the "emitter dip" effect, whereby the diffusion coefficient of the boron in the region under the emitter is greatly increased by the lattice strain caused by the emitter, resulting in the running-on of the base under the emitter, making it very difficult to achieve a narrow base width.

An area that is neglected in digital circuit processing, because high beta is not necessary, but which is of major importance in linear processing, is the control of surface conditions. It high current gains are to be realized, both the surface area of the emitter-base-depletion region and the surface recombination velocity must be minimized. The former implies that ionic contamination, such as sodium ions, must be eliminated and that the surface state charge density, Qss, should be made as low as possible. The surface recombination velocity is proportional to the fast surface state density and so can be minimized by making this density very low. These three goals; low ionic contamination, low Qss and low fast surface state density are achieved by using the well known techniques of MOS and linear circuit processing, such as annealing in an inert atmosphere and proper choice of sintering cycle.

In the interests of minimum capacitance, the metal interconnects are designed to be narrower than is usual in linear circuits. Special etching techniques have to be employed in order to reproduce these narrow lines reliably. These lines can be seen in the photomicrograph of Figure 11.




Figure 11. Photomicrograph of the Am685 comparator

PERFORMANCE

The primary design objective for the comparator was to obtain under 10ns propagation delay for large input signals with small overdrive. It should then be as fast or faster for any other input conditions. The performance of the Am685 comparator for a 100mV step input at various overdrives is shown in Figures 12 and 13. The propagation delay is measured from the time the input step crosses the input threshold voltage to the time the output crosses the logic threshold voltage. The input threshold voltage (i.e., the offset voltage) was adjusted for the figures so that the delay can be simply measured by




Figure 12. Tpd -"1" for 100mV step input and various overdrives (input = 5mV/cm, output = 200mV/cm)




Figure 13. Tpd -"0" for 100mV step input and various overdrives (input = 5mV/cm, output = 200mV/cm)

counting up 5, 10, or 20mV from the bottom of the input pulse. The input pulse, therefore, is displayed on a magnified scale to facilitate this measurement and also to illustrate the purity of input signal required to make accurate measurements at millipolt overdrives

For a 100mV input step and 5mV overdrive, the propagation delay for a logical "0" is 6.3ns and for a logical "1" is about 300ps less. A graph of delay as a function of overdrive is given in Figure 14. It was previously stated that any other condition




Figure 14. Delay times as a function of input overdrive




Figure 15. Response to symmetrical input signals

of input signal should give faster response (refer back to Figure 1). This is demonstrated by Figure 15, which illustrates the response of the comparator to symmetrical inputs ranging from $\pm 5 \text{mV}$ to $\pm 500 \text{mV}$. The speeds are at least 1 to 2ns faster than for small overdrives.

Figure 16 shows how the delay time varies with temperature. The adverse effects of resistor and gain changes at elevated temperatures result in an increase in delay from 6.3ns at 25° C to 8.4 ns at 85° C and 10.4 ns at 125° C. All of the above data were taken with output loads of 50° C connected to -2.0° V. For lighter loading (such as 500° Ω to -5.2° V) the output rise and fall times and propagation delays are all slightly faster.

The usefulness of the latch is directly related to how quickly it can be enabled following a change in the input signal. The input signal must be present long enough to pass through the first stage of the comparator before the latching transistors can act upon it. The minimum time that the input must be present before the latch can be turned on is defined as the latch enable time. This is measured as the minimum time that must elapse




Figure 16. Delay times as a function of temperature

between the time the input step crosses the input threshold voltage and the time the latch enable input crosses the logic threshold voltage for which the comparator outputs will assume the correct states.




Figure 17. Latch enable time and latch aperature time for 100mV input step, 5mV overdrive (input = 5mV/cm, latch = 200mV/cm, output = 400mV/cm)

The performance of the latch function is illustrated by Figure 17. The input signal is the standard 100mV step with 5mV overdrive and is in the direction to cause the output to switch from a logical "0" to a logical "1". The delay of the latch signal relative to the input is adjusted until the output just switches to a "1"; this is the latch enable time and under these conditions is 1.8 ns. The difference between the latch timing for which the output just barely switches and when it does not switch is the latch aperture time; this is about 500ps for 5mV overdrive. The performance of the latch with input overdrive and temperature generally follows that of the propagation delays (Figure 14 and 16).

The overall performance of the Am685 is summarized in Table II. It is apparent from the table and the previous discussion that the device is ideally suited for applications where both precision and high speed are required, such as in analog-to-digital converters, data acquisition systems, and optical isolators. The device is the first in a family of new wideband linear integrated circuits designed to meet the requirements of very high-speed systems.

Propagation Delay	
(100mV step, 5mV overdrive)	6.5 ns MAX
Input Offset Voltage	2.0mV MAX
Average Temperature Coefficient	
Of Input Offset Voltage	10μV/°C MAX
Input Offset Current	1.0μA MAX
Input Bias Current	10μΑ MAX
Common Mode Voltage Range	±3.3V MIN
Common Mode Rejection Ratio	80dB MIN
Supply Voltage Rejection Ratio	70dB MIN
Positive Supply Current	22 mA MAX
Negative Supply Current	26 mA MAX

Table II: Performance Characteristics of the Am685 Comparator ($T_A = 25^{\circ}C$, $V^+ = 6.0V$, $V^- = -5.2V$, $R_L = 50\Omega$ to -2.0V)

THE A-D APPLICATION

Very fast, precision, analog-to-digital conversion stands to benefit considerably from the availability of a fast comparator. As the block diagram of a fast 10-bit converter in Fig. 18 shows, a typical rapid conversion technique may resemble the use of feedforward compensation in an operational amplifier.

The analog input signal is sampled at the beginning of a conversion period and fed to a fast five-bit a-d converter, which provides the first five most significant bits of the output. These five bits also drive a companion d-a converter, which must be accurate to better than 10 bits. The output of the d-a converter is a replica of the input signal, quantized to five bits. This is compared with the actual input signal stored in the sample-and-hold amplifier. The difference between the two analog levels is the remaining part of the input signal that must be quantized. This difference is amplified and applied to another five-bit a-d converter to provide the five least-significant-bits of the final output.

Typical five-bit a-d converters may consist of 31 106-type comparators connected to the signal source and referenced to the full-scale input in steps of 1/32. The output of each comparator goes into a latch, and the latch outputs are decoded by three stages of TTL gages to develop the five-bit digital output.

Typical propagation delays are 40 ns for the comparators, 22 ns for the latches, and 10 ns for the decoding, resulting in a

total delay of 80 ns. Average settling time for the five-bit d-a converter and the difference amplifier together comes to about 200 ns, and the settling time for the input sample-and-hold amplifier is 70 ns. Thus, the over-all conversion time for this 10-bit converter amounts to 430 ns.

Substitution of the high-speed ECL comparator for the 106 type in each of the five-bit converters leads to a significant improvement in propagation delay. The typical delay of the comparator is about 6.5 ns, and no external latch is required. With ECL it is possible to wire-OR outputs, so only one level of decoding gates is required. Allowing 1.5 ns for the gates, the total five-bit conversion time is only 8 ns — a tenfold improvement over the existing circuit.

If the latch function of the comparators is used as the sampleand-hold for the first five-bit converter, the sample-and-hold can be put in parallel with the first quantization step, as shown by the dotted lines in Fig. 18. This eliminates its settling time from the over-all delay of the system. With the new comparator, the total 10-bit conversion time drops to 216 ns, with over 90% of the delay attributable to the d-a converter and the difference amplifier. Moreover, the availability of an 8 ns five-bit converter should provide the impetus to improve the slower sections of the system. A 10-bit a-d converter with a delay under 100 ns is not an extravagant prediction.




Figure 18. Analog to digital.

Am685/Am686/Am687 **DESIGNING WITH HIGH SPEED COMPARATORS**

By Leonard Brown

INTRODUCTION

The Am685, Am686 and Am687 are a family of high-speed sampling comparators capable of detecting low-level signals of the order of 5-10mV in 12-15ns over the temperature range -55°C ≤ T_A ≤ 125°C. The Am686 is fully TTL-compatible and complementary outputs are available generated from a true differential output stage assuring a maximum output skew of under 2ns at 25°C. The Am685 and Am687 are single and dual ECL-compatible versions, respectively, and have output skews of less than 1ns. A high-speed latch is incorporated in the input stage permitting input signals to be acquired in 4.0ns maximum for the ECL versions and 6.0ns for the TTL device.

Applications of the devices are not limited to high-speed designs as the combination of the excellent DC input characteristics, availability of true differential outputs and the latch function permit unique solutions for slower speed applications where the response time of the comparators can be considered negligible.

THE SAMPLING COMPARATOR

The sampling comparator may be visualized as a conventional voltage comparator with the provision that the outputs may be latched into the logic states determined by the input signal conditions existing at the time of application of the latch signal. This is achieved by incorporating the latch circuitry in the input stage of the device. The minimum latch enable pulse width is necessarily less than the propagation delay of the device and, therefore, the comparator can be unlatched for a fraction of its propagation delay (4,0ns for the Am685). The outputs will then change in accordance with the input conditions existing at the time of the latch signal. Note: It is impossible for the comparator to oscillate under these conditions.

If the latch function is not used, the device operates as a conventional voltage comparator.

BACK TO BASICS

Comparators are designed to have both high gain and large bandwidth. This creates instability problems or oscillations when the device outputs are in the transition region. The tendency of a device to oscillate is a function of the layout, (poor layout increasing the amount of feedback caused by parasitic capacitance) and the source impedance of the circuit employed (The higher the source impedance the less parasitic coupling is necessary to cause oscillation.) It is mandatory with comparators of the gain and bandwidth of the Am685, Am686 and Am687 to ensure that power supplies are well decoupled, lead lengths are kept as short as possible, and wherever possible (especially in the case of the Am686), a ground plane should be employed.


In addition to reducing the effects of stray capacitance, a ground plane substantially reduces the possibility of the


output current spike coupling back to the inputs through the ground lead when the TTL output stages switch.

The minimum slew rate at which the input signal must cross the threshold region to prevent oscillation, regardless of the particular layout parasitics, may be determined by applying a DC voltage to the input until the circuit just commences to oscillate and increasing this voltage until the oscillation ceases. The minimum necessary input slew rate is then given by $\Delta V/t_{pd}$ MIN, where ΔV is the input voltage required to prevent oscillation and tod MIN is the minimum propagation delay of the comparator.

The minimum slew rate will be found to be a function of source impedance and source impedance mismatch.

The curves of Figures 1 and 2 show the minimum slew rate for the Am686 as a function of source impedance and source impedance mismatch.








Figure 2. Minimum Slew Rate Versus Source Resistance (DIP).

LIC-167

LIC-166




Figure 3. Minimum Slew Rate Versus Source Resistance (TO – 5 & DIP).

It can be seen that unbalanced sources dramatically effect the minimum input slew rate required. Note that for optimum performance, the source impedance seen by the comparator should be both DC and AC balanced to reduce the differential feedback to a minimum.

The effect of an AC unbalanced source is seen especially on the Am686 as when the output switches, the output current spike is coupled back to the input. This can be eliminated by forcing the AC unbalance to result in positive feedback, which may be achieved by decoupling the inverting input or applying positive feedback via a 2-4pF capacitor from the Q output to the non-inverting input.

The curves of Figure 3 illustrate the improvement in minimum slew rate when a small amount of positive feedback is employed by virtue of a 2pF feedback capacitor.

OPTIMUM SOURCE CONDITIONS (Cf = OpF)

With low source impedances ($< 50\Omega$), the majority of the feedback between the output and the input occurs internal to the device. As the source impedance is raised, external feedback increases through the parasitic feedback capacitance until, at high source impedances, the external feedback dominates. This explains the anomolous characteristics of the minimum slew rate curves and suggests that the optimum source resistance for the device is between 300 and 500Ω for unbalanced sources and is approximately 1000Ω for a balanced source.

OPTIMUM SOURCE CONDITIONS (Cf = 2pF)

With a source impedance of 100 Ω , the minimum slew rate is 0.15V/µs for the DIP configuration and 0.02V/µs for the TO-5. For balanced sources the minimum slew rate is 0.03V/µs for RS \geq 100 Ω and for a source impedance between 1k Ω and 3k Ω , the minimum slew rate is <0.02V/µs regardless of impedance, DC imbalance or package type.

The use of the feedback capacitor is recommended when:

- The input slew rate is within a factor of 2 greater than the minimum theoretical slew rate.
- System constraints do not permit optimisation of layout and lead lengths.
- Unbalanced source impedances are used (it is not always possible to provide input conditions which are both DC and AC balanced).

A FAMILY AFFAIR

It must be stressed that the concepts discussed concerning source imbalance and minimum input slew rate apply to all devices in the family. The Am686 was highlighted as it is more sensitive to layout constraints and parasitic feedback because of its significantly higher voltage gain.

Similarly all of the applications which follow may be implemented with any device in the series provided due caution is exercised with regard to the different output logic levels.

THE RELAXATION OSCILLATOR

The principal problems in the design of a classical relaxation oscillator are:

- The variation in potential to which the energy storage device (normally a capacitor) is charged.
- The variation in the threshold level at which the capacitor is to be discharged.
- The variation inherent in the sensor element (normally a comparator) in detecting equivalence between the threshold level and the capacitor's instantaneous potential.

The variations are all functions of both time and temperature and are the primary causes of frequency drift, symmetry error, and litter.

By taking advantage of two unique properties of the Am686, a relaxation oscillator may be designed to eliminate the first two problems and reduce the third to a second-order effect for oscillation frequencies from 1MHz to 30MHz.

The true differential output stage of the comparator ensures that the Q and $\overline{\mathbf{Q}}$ outputs change within 1-2ns of each other. This feature ensures that the outputs can never be in the same logic state instantaneously, either HIGH or LOW, and that the only time they are equal in voltage is when traversing the logic uncertainty levels. This property permits the design of a threshold setting circuit that varies in accordance with the charging voltage applied to the timing capacitor. Therefore, any change in charging potential is automatically compensated by a corresponding change in threshold level.

Second, the combination of the short propagation delay 7-10ns, the minimum difference in propagation delay between outputs and the stability of these delays with temperature assures square wave symmetry of better than 1% @ 1MHz and 5% @ 25MHz and a frequency stability of 1% @ 10MHz and 4% @ 25MHz.

The above statements are true from device to device and over the operating temperature range of -55°C to +125°C. Over the industrial temperature range, a factor of two improvement should be obtained.

CIRCUIT THEORY (Fig. 4)

Assuming the circuit is in an oscillating mode, the voltage appearing at the non-inverting terminal will alternate between V_X and V_Y where:

$$V_X = \frac{R_1}{(R_1 + R_2)} (V_{OH} - V_{OL}) + V_{OL}$$
 and
 $V_Y = \frac{R_2}{(R_1 + R_2)} (V_{OH} - V_{OL}) + V_{OL}$

When $V_{+|N} = V_X$, the timing capacitor C will be charging towards V_{OH} , and when $V_{+|N} = V_Y$, the timing capacitor will be discharging towards V_{OL} .




Figure 4. Circuit Design.

After the voltage on the capacitor equals the voltage on the non-inverting input, a finite time will elapse before the output of the circuit changes, during which time (the propagation delay of the Am686) the capacitor will continue to charge towards VOH, or discharge towards VOL.

Therefore, the capacitor will charge to a voltage

$$V_A = V_{OH} - e^{-t_{PHL}/CR} \cdot (V_{OH} - V_X)$$

and discharge to a voltage

$$V_R = V_{OL} + e^{-t_{PLH}/CR} \cdot (V_Y - V_{OL})$$

where t_{PHL} and t_{PLH} = propagation delay of the Am686 from the inputs to the output changing from HIGH — LOW and LOW — HIGH respectively.

The time to charge from VB to VA which is the positive half cycle is given by:

$$t^{+} = CR \ln \frac{V_{OH} - V_{B}}{V_{OH} - V_{A}}$$

substituting for V_A and V_B

$$t^+ = CR \ln \left[\left(\frac{R_1}{R_2} + 1 \right) e^{tPHL/CR} - 1 \right]$$

Similarily the negative half cycle is given by:

$$t = CR \text{ 1n } \frac{V_A - V_{OL}}{V_B - V_{OL}}$$

$$t = CR \ln[(\frac{R_1}{R_2} + 1) e^{tpLH/CR} - 1]$$

Note: The only assumptions are:

- (V_{OH} V_{OL}) of the Q output = (V_{OH} V_{OL}) of the Q output.
- 2. Offset voltage and offset current errors are negligible.
- 3 etpLH/CR x e-tpHL/CR = 1

The only factor affecting pulse width variation is, therefore, tpHL and tpLH. As tpHL > tpLH by 1-2ns, it is therefore anticipated that t⁺ will be marginally greater than t⁻.

MINIMUM OPERATING FREQUENCY

For the Am686, it is specified that the minimum slew rate at the input to insure that the device will not oscillate in the transition region is $1V/\mu s$. This will determine the minimum operating frequency of the circuit.

The rate of change of voltage on the timing node is given by:

$$\rho = \frac{\partial v}{\partial t} = \frac{Vo}{CB} \times e^{-t/CR}$$

In the circuit,

a) Vo = V_{OH} - V_B (assuming positive ramp)

nd

b) t = CR In
$$[(\frac{R_1}{R_2} + 1) e^{t_{PHL}/CR} - 1]$$

As the slew rate is only critical in determining the lowest operating frequency, it may be assumed that $e^{t_{PHL}/CR}=1$ (CR >>> t_{PHL}); therefore, Vo = $V_{OH}-V_{B}\approx V_{OH}-V_{Y}$

$$V_0 = (V_{OH} - V_{OL}) \frac{R_1}{R_1 + R_2}$$
 and, $t = CR \ln \frac{R_1}{R_2}$

$$\therefore \rho = \frac{\partial v}{\partial t} = \frac{(V_{OH} - V_{OL})}{CR} \times \frac{R_1}{R_1 + R_2} \times \frac{R_2}{R_1}$$
$$= \frac{\Delta V}{CR} \times \frac{R_2}{R_1 + R_2}$$

where,
$$\Delta V = (V_{OH} - V_{OL})$$

The minimum operating frequency

$$f_{MIN} = \frac{1}{2 CR \ln \frac{R_1}{R_2}}$$

substituting

$$CR = \frac{\Delta V}{\rho} \frac{R_2}{R_1 + R_2} \qquad f_{MIN} = \frac{\rho}{2\Delta V} \times \frac{(R_1/R_2 + 1)}{\ln R_1/R_2}$$

The expression for minimum frequency indicates that an optimum ratio of R_1/R_2 exists that is independent of any particular RC time constant which may have been chosen.

The ratio may be determined by differentiating f_{MIN} with respect to R_1/R_2 .

$$\frac{\partial f_{MIN}}{\partial \frac{R_1}{R_2}} = \frac{\rho}{2\Delta V} \times \frac{\frac{1n\frac{R_1}{R_2} - (\frac{R_1}{R_2} + 1)/\frac{R_1}{R_2})}{(1n\frac{R_1}{R_2})^2}}{\frac{e^{\frac{\rho}{2\Delta V}}}{\frac{1n\frac{R_1}{R_2} - 1 - \frac{R_2}{R_1}}{(1n\frac{R_1}{R_2})^2}}}$$

Setting
$$\frac{\partial}{\partial \frac{F}{R_1}} = 0$$

$$\ln \frac{R_1}{R_2} - 1 - \frac{R_2}{R_1} = 0$$

$$\frac{R_1}{R_2} = \frac{1}{\ln \frac{R_1}{R_2} - 1}$$

$$\frac{R_1}{R_2} = 3.59112$$

Therefore, the lowest frequency the oscillator will perform consistent with the $1V/\mu s$ constraint is:

$$f_{MIN} = \frac{1 \times 4.6}{2 \times 3.5 \text{ ln } 3.6} = .513\text{MHz}$$

D.C. OFFSET ERRORS

The presence of DC errors resulting from the bias and offset currents and offset voltage of the Am686 will cause the V_Y and V_X thresholds to be both shifted either positive or negative by an equal amount δV where δV is the sum of all such errors. The magnitude of these effects may be calculated as follows: When the capacitor is discharging —




Figure 5.

$$V_{(t)} = V_0 e^{-t/CR}$$

$$\frac{dv}{dt} = -\frac{1}{CR} Vo^{e^{-t/CR}} = -\frac{1}{CR} V_{(t)}$$

$$\delta t_1 = -\frac{\delta V}{V_{(t_1)}} CR$$

$$\delta t_2 = \frac{-\delta VCR}{V_{(t_2)}}$$

Δt- Negative Pulse Width Change =

$$\delta t_2 - \delta t_1 = \delta VCR \frac{V(t_2) - V(t_1)}{V(t_1) V(t_2)}$$

As
$$V_X = V_{t_1}, V_Y = V_{t_2}$$

$$\Delta t^{-} = \frac{\delta VCR (V_Y - V_X)}{V_Y V_Y}$$

Similarly for the positive pulse




Figure 6.

$$V_{(t)} = Vo (1 - e^{-t/CR})$$

Whence,
$$dv/dt = \frac{1}{CR} (Vo - V_{(t)})$$

$$\therefore \delta t_1 = \frac{\delta VCR}{Vo - V_{t_1}}$$

$$\delta t_2 = \frac{\delta VCR}{Vo - V_{t_2}}$$

Positive Pulse Width Change $\Delta t^+ = \delta t_2 - \delta t_1$

$$= \delta VCR \ \frac{1}{Vo - V_{(t_2)}} - \frac{1}{Vo - V_{(t_1)}}$$

In the circuit $V_{t_2} = V_X$, $V_{t_1} = V_Y$, $V_0 - V_X = V_Y$

$$\Delta t^{+} = \delta VCR \left(\frac{1}{V_{Y}} - \frac{1}{V_{X}} \right) = \delta VCR \frac{V_{X} - V_{Y}}{V_{X} V_{Y}} = -\Delta t^{-}$$

.: Offset errors do not affect the frequency of oscillation, only the symmetry of the waveshape.

SYMMETRY ERROR

$$\begin{aligned} \text{Symmetry S} &= \frac{\Delta t^+ - \Delta t^-}{2T} \times 100\% \text{ where T} = \text{CR 1n} \, \frac{V_Y}{V_X} \\ \text{S} &= \frac{2\Delta t^+}{2T} \times 100\% \\ &= \frac{\delta \text{VCR} \, (V_X - V_Y)}{V_X V_Y} \times \frac{1}{\text{CR 1n} \, V_Y / V_X} \end{aligned}$$

Symmetry is worse for maximum value of V_X-V_Y . Maximum value of V_X-V_Y occurs when R_1 and R_2 are arranged for minimum operating frequency, i.e., $R_1/R_2=3.6$

Substituing $\delta V = 5 \,\text{mV}$

$$V_X/V_Y = 3.6$$

 $V_XV_Y = \frac{1}{4.6} V_{OH} \times \frac{3.6}{4.6} V_{OH}$

$$V_{OH} = 3.5V$$
 and neglecting V_{OL}

Symmetry is < 0.38%

Note: 1. For any given ratio of R₁: R₂ (i.e., V_X and V_Y), offset voltage Symmetry error is independent of frequency.

2. Symmetry improves to .33% @ $R_1:R_2 = 2.5$

EXTENDING LOW FREQUENCY PERFORMANCE

If it is necessary to extend the lower limit of the oscillation frequency, a small amount of positive feedback may be introduced by connecting a 2-4pF capacitor between the Q output and the non-inverting input. This will decrease the minimum input slew rate required and enable oscillation frequencies of 1kHz to be achieved without spurious oscillations occuring on the rising or falling edges of the waveform. At frequencies below 1MHz, it is not necessary to take into account any potential frequency shift this additional feedback introduces. (Above 1MHz, it is not necessary to use this additional feedback.)

PERFORMANCE CHARACTERISTICS:




Figure 7. Percentage Change in Frequency Versus Case Temperature.




Figure 8. Change in Symmetry Versus Case Temperature.




Figure 9. Output Waveform at 1.0MHz.




Figure 10. Output Waveform at 10MHz.




Figure 11. Output Waveform at 24MHz and Expanded Falling Edge Exhibiting <50ps Jitter.




Figure 12. Change in Pulse Width and Jitter from 25° C to 125° C, f = 10MHz.




Figure 13. Expanded Fall Time Showing Change in Pulse Width from 25° C to 125° C, f = 1.0 MHz, (Jitter ~ 300 ps).




Figure 14. Circuit and Component Values used in Obtaining Performance Characteristics.

LOW LEVEL PULSE DETECTOR




Figure 15.

CIRCUIT OPERATION

The input resistance is essentially determined by R_4 which was chosen to be $1k\Omega$ on the basis that most sources would not be unduly loaded at this value and consequentially higher values would make the circuit excessively prone to oscillation. To minimize bias current errors, the inverting input is connected to the 10mV reference source $\{R_1 \text{ and } R_2\}$ through an equal-valued resistor $\{R_3\}$.

Positive feedback is provided by Cf which provides a 50-60mV, 3-4ns pulse, significantly improving the switching time and narrowing the uncertainty region for pulses just in excess of the 10mV threshold.

Capacitor C₁ provides A-C coupling and thus isolates the circuit from slowly varying signals which may be superimposed on the signal to be detected. Such is the case for a detector sensing the output from a fibreoptic cable receiver. The A-C coupling imposes additional constraints; namely, the repetition rate and duty cycle of the input signal.

The signal which is seen by the non-inverting terminal and then compared to the reference is not simply the peak value of the input pulse but the peak value less the average D.C. value of the input signal.

Assuming a 20mV input pulse, 20ns wide and repeated every 20ns, the signal seen across R4 will be as follows:




Figure 16.

By the ninth pulse, the peak signal will be 15.2mV dropping to 14.6mV by the end of the pulse; thus, after a pulse train of ~10 pulses, the detector will not detect the incoming signal.

Additionally, consider the case of a 20ns pulse repeated every 60 nanoseconds.




Figure 17.

The peak signal at the input will now be only 15mV; therefore, the maximum repetition rate consistent with providing a 5.0mV overdrive is 1/80ns or 12.5MHz.

Therefore, the circuit will only successfully detect 20mV, 20ns signals if: a) the pulse train is \leq 10 pulses or b) the repetition rate \leq 12MHz.

To compensate for these problems, a DC feedback signal is generated by RA, RB and CC, which adjusts the reference level accordingly.

RA and C_C form a low-pass filter that gives a maximum DC level of 1.7 volts at a 1:1 duty cycle. At this duty cycle, it is required to reduce the reference level by 5mV to maintain adequate overdrive. RB and R4 form an attenuator and the DC voltage level returned to the non-inverting input = 1.7V x R4/(R4 + RB) = 4.3mV. Using this network permits the circuit to work up to 25MHz, or better than a 1:1 duty cycle and removes the limitation imposed by the input A-C coupling.

Note: The response time of the feedback path must be the same as the input network; i.e., RACC = R4C1 in order for the feedback to follow rapid changes in repetition rate or duty cycle.

PRECISION MONOSTABLE

Commercially available one-shots encounter problems in the generation of narrow (< 100ns) pulses. Namely, there is a significant delay between the input pulse and the output pulse of the order of 20ns and the resultant output pulse width is highly temperature dependent due to the variation in internal delays with temperature. Second, the input pulse must be of the logic level for the type of logic employed in the design — TTL, DTL, RTL, etc. Thus, the circuits are incapable of responding to low-level input signals in the millivolt range.

The Am685 series of sampling comparators can be employed in the design of a custom one-shot to overcome both of these problems.

Figure 18 shows the design of a monostable employing the Am686 to generate precision output pulses in the 20-100ns range and the values shown are for a 50ns pulse width.




Figure 18.

The timing diagram illustrates the circuit operation.




Figure 19.

The circuit triggers on the negative-going edge of the input pulse and the Q output switches high. The output signal is attenuated by R_A and R_B to keep the coupled pulse inside the common mode limits of the device. The output remains high until the voltage on the non-inverting input reaches the threshold set by R_1 and R_2 . In order that the pulse width be independent of the input pulse amplitude, it is important to make the input time constant small compared to the desired output pulse width.

A unique feature of the circuit is the use of the differential outputs of the device to set the threshold, V_{th} thus providing temperature compensation and a reduction in pulse width variation from device to device.

Diode D₁ shortens the recovery time of the timing capacitor and permits retriggering 30ns after the end of the pulse with less than a 5% change in pulse width.

Complete isolation of the input signal and the timing network may be achieved by employing the latch function as shown




Figure 20.

When the input signal exceed VREF, the output will switch and latch the comparator in the high state. When timing capacitor charges to the latch threshold, the latch will become disabled and the output will switch back to zero, providing the input is now below VREF.

The advantages of this approach are:

- 1. No interaction between input signal and timing capacitor.
- The input threshold set by VREF is independent of the timing threshold.

Thus, the input threshold can be varied from millivolts to volts. A practical circuit is shown:




Figure 21.

The circuit is applicable for situations where accuracy of trigger threshold is important, a large variation in input signal level is expected or the input signal level is low. Timing accuracy (pulse width) is independent of the amplitude of the input pulse, but the output pulse width varies with temperature in accordance with the temperature dependence of the latch threshold (~ 3.0mV/°C for Am686).

APPLICATIONS REQUIRING INPUT HYSTERESIS

Comparators are frequently employed in systems where it is required that the transfer function contain a defined amount of hysteresis. Conventional comparators employing positive feedback can be used to generate hysteresis as shown below:




Figure 22.

Drawbacks of this technique include:

- Response time of hysteresis loop ≥ comparator propagation delay
- 2. Hysteresis varies with VOH and VOL changes
- Hysteresis is not centered about zero unless an additional reference is used.

By utilizing the latch function on the Am685, Am686 and Am687, hysteresis can be inserted in a manner to overcome these drawbacks; namely:

- 1. Response time of hysteresis loop << propagation delay
- 2. Hysteresis not affected by VOH and VOI changes
- 3. Hysteresis is symmetrical about zero.
- 4. Full input differential capability maintained over complete common mode range.

The hysteresis is obtained by applying a slight bias to the latch inputs. The technique is illustrated in the test circuit shown for the Am687.




Figure 23.

Am685/Am686/Am687

The hysteresis is essentially symmetrical about zero and between ± 5 and ± 50 mV of hysteresis can be generated before the relationship between the latch voltage and the thresholds become too sensitive.

The hysteresis is independent of changes in the positive supply voltage and the input common mode range and varies only with changes in temperature and negative supply voltage.




Figure 24. Input Hysteresis Versus Latch Voltage, TA = 25°C.




Figure 25. Change in Hysteresis Versus Change in Negative Supply Voltage.






Figure 26. Change in Hysteresis Versus Case Temperature.

COMPARATOR PERFORMANCE SPECIFICATIONS





Note 1: On metal package, pin 6 is connected to case.
On DIP, pin 8 is connected to case.
LIC-120 LIC-121

ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified)

ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified)

OC Characteristics			Amo		Ani	Max.	Units
ymbol	Parameter (see definitions)	Conditions (Now 3)	Min.	Mex.	Min.		
Vos	Input Offert Voltage	RS < 100 ft, TA = 25°C	-2.0 -2.5	+2.6	-3.0	+2.0 +3.0	mV mV
ΔVQS/ΔT	Average Temperature Coefficient of Input Offset Voltage	R5 < 100 €	-10	•10	-10	+10	μV/*C
los	Input Offset Current	TA - 26°C	-1.0 -1.3	+1.0 +1.3	-1.0 -1.6	+1.6	µA µA
18	Input Bigs Current	TA - 26°C		10		16	μA μA
RIN	Input Resistance	TA - 25°C	6.0	3.0	6.0	30	pF
V _{CM}	Input Voltage Range	Rs < 100 R, -3.3 < V _{CM} < +3.3 V	-3.3	+3.3	-33 80	+3.3	↓ V
EVRR	Common Mode Rejection Ratio Supply Voltage Rejection Ratio	RS < 1000, AV3 = 15%	70		70	-0,810	d₿
VOH	Output HIGH Vollage	TA = 25°C TA = TA(min.) TA = TA(max.)	-0.960 -1.060 -0.890	-0.810 -0.890 -0.700	-0.960 -1.100 -0.850	-0.620 -1.650	\ \ \ \ \ \ \ \
VOL	Output LOW Voltage	TA = 25°C TA = TA(min.) TA = TA(max.)	-1.850 -1.890 -1.825	-1.650 -1.675 -1.625	-1.850 -1.910 -1.810	-1.690 -1.575	V
1.	Positive Supply Current	I		27		22	m
	Negative Supply Current	I		26		26	m
Poiss	Power Dissipation	1	1	300	1	300	

Switching Characteristics (Vin = 100 mV, Vod = 5 mV)


		TA(min.) < TA < 25°C	4.5	6.5	4.5	6.5	ns
¢pd+	Input to Output HIGH	TA * TAIMER.	50	9.5	8.5	12	ne ne
		TA(min.) < TA < 25°C	, 45	0.5	4.5	6.5	- ms
404-	Input to Output LOW	Leaman AT	50	9.5	5.5	12	-
	Latch Enable to Output HIGH	TA(min,) < TA < 25°C	4.5	6.5	4.5	6.5	01
1 _{0d} , (E)	(Note 4)	TA = TA(mex.)	5.0	9.5	5.5	12) ~
	Latch Enable to Output LOW	TAlmin.I < TA < 25°C	4.5	6.5	4.5	6.5	M
1 ₉₀₋ (E)	(Note 4)	TA " TAlmex.l	5.0	9.5	6.5	12	· ~
	Minimum Set-up Time (Note 4)	TA(min.) < TA < 25°C		3.0		3.0	n:
4	Minimum Set-up 11mm (note 41	TA TA(max.)	1	4.0)	6.0	f n
1h	Minimum Hold Time (Note 4)	TA(min) < TA < TA(mex.)		1.0		1.0	n
	Minimum Latch Enable Putes Width	TA(min.) < TA < 25°C		3.0	-	3.0	n
tow(E) (N	(Note 4)	TA = TAlmex.i	1	4.0	1	5.0	ns.

MOTES: 2: For the matel can peckage, derete at 6.8 mW/C for operation at ambient temperatures above +100°C; for the distinctine Deckage, results


- a: Owing to the difficult and critical netwer of amirching measurements incoming the latch, these parameters can not be tested in production Engineering data indicates that or least 93% of the units will meet the specifications given.

Am686

FUNCTIONAL DIAGRAM



CONNECTION DIAGRAMS Top Views



Note 1: On metal package, pin 5 is connected to case.

On DiP. pin 6 is connected to case.

LIC-131 LIC-132

ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGES (Unless Otherwise Specified)

ymbol	Parameter	Conditions (Note 3)	Am686-C	Am686-M	
vos	Input Offset Voltage	Rs < 10011, TA - 25°C	1.0 15	2.0 3.0	MY WAX.
AVQS/AT	Average Temperature Coefficient of Input Offset Vottage	R _S < 100 Ω	10	10	MV WAX.
tos	Input Offset Current	25°C < TA < TA (mex.) TA * TA (mex.)	1.0	1.0	HA MAX
lB	Input Bias Current	25°C < TA < TA (max.) TA * TA (min.)	10	10	µA MAX.
VCM CMAR	Input Voltage Range Common Mode Rejection Ratio	R5 < 100 ft, -3.3 V < VCM < +2.7 V	+2.73.3	•7.73.3	VMIN.
SVRR	Supply Voltage Rejection Ratio	Re < 1000		70	AR MIN
VOH	Output HIGH voltage	IL 10mA, VS - VS (min.)	27	2.5	V MIN.
VOL	Output LOW Voltage	(L = 16mA, VS = VS (max.)	0.6	0.5	V MAX.
t'	Positive Supply Current		42	40	mA MAX
1"	Negative Supply Current		34	37	mA MAX
PDISS	Power Dissipation		415	400	mW MAX.

Switching Characteristics (V* = +5.0V, V* = -6.0V, V_{in} = 100mV, V_{od} = 5.0mV, C_L = 15pF) (Note 4)

t _{pd} ,	Propagation Dalay, Input to Quiput HIGH	TA (min.) < TA < 25°C TA * TA (max.)	12 15	12 15	ni MAX. ni MAX.
lpd-	Propegation Delay, Input to Output LOW	TA (min.) < TA < 25°C TA * TA (mex.)	12	12 15	ns MAX.
Δ1 _{pd}	Difference in Propagation Delay between Outputs	TA - 25°C	20	2.0	ns MAX.

lotes: 2. For the metal con package, derate at 6 8mW/C for apprention at embient temperatures above +95°C. for the dual-in-line package, derate a

3. Unless otherwise specified, V' = +8 OV, V'' = -8 OV and the Lasch Enable input is at VOL. The switching characteristics are for a 100m

a The outputs of the AmASS are unitable when breed into their linear range. In order to prevent oscillation, the rate of change of the input sign at prevent mittings in the rest provided in the comparator must be at feet IV/I/I/I. For slower input signals, a small amount of as ternal positive feedbacking applied around the comparator to give a few millihedits of hystoreus.

ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STD-883
COMPARATIONS
DATA CONVERSION PRODUCTS
LINE DRIVERS/RECEIVERS
MOS MEMORY AND MICROPROCESSOR INTERFACE
OPERATIONAL AMPLIFIERS
SPECIAL FUNCTIONS
VOLTAGE REGULATORS 8
PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS

Data Conversion Products - Section III

AmDAC-08	8-Bit High-Speed Multiplying D/A Converter	3-1
LF198	Monolithic Sample and Hold Circuits	3-7
LF298	Monolithic Sample and Hold Circuits	3-7
LF398	Monolithic Sample and Hold Circuits	3-7
Am1508/1408	8-Bit Multiplying D/A Converter	3-14
SSS1508A/1408A	8-Bit Multiplying D/A Converter	3-14
Am2502	8-Bit/12-Bit Successive Approximation Registers	3-18
Am2503	8-Bit/12-Bit Successive Approximation Registers	3-18
Am2504	8-Bit/12-Bit Successive Approximation Registers	
Am25L02	Low Power, 8-Bit/12-Bit Successive Approximation Registers	3-24
Am25L03	Low Power, 8-Bit/12-Bit Successive Approximation Registers	3-24
Am25L04	Low Power, 8-Bit/12-Bit Successive Approximation Registers	3-24
Am6070	Companding D-to-A Converter for Control Systems	3-28
Am6071	Companding D-to-A Converter for Control Systems	3-40
Am6072	Companding D-to-A Converter for PCM Communication Systems	3-52
Am6073	Companding D-to-A Converter for PCM Communication Systems	3-64
Am6080	Microprocessor System Compatible 8-Bit High-Speed Multiplying	
	D/A Converter	3-76
Am6081	Microprocessor System Compatible 8-Bit High-Speed Multiplying	
	D/A Converter	3-84
Application Notes		
Companding DAC		3-96

LIC-190



8-Bit High Speed Multiplying D/A Converter

Distinctive Characteristics

- Fast settling output current 85nsec
- Full scale current prematched to ±1.0 LSB
- Direct interface to TTL, CMOS, ECL, HTL, NMOS
- Nonlinearity to ±0.1% max over temperature range
- High output impedance and compliance
 - -10V to +18V

- Diffèrential current outputs
- Wide range multiplying capability
 1.0MHz bandwidth
- Low FS current drift ±10ppm/°C
- Wide power supply range ±4.5V to ±18V
- Low power consumption 33mW @ ±5V

GENERAL DESCRIPTION

The DAC-08 series of 8-bit monolithic multiplying Digital-to-Analog Converters provide very high speed performance coupled with low cost and outstanding applications flexibility.


Advanced circuit design achieves 85 nsec settling times with very low "glitch" and a low power consumption. Monotonic multiplying performance is attained over more than a 40 to 1 reference current range. Matching to within 1 LSB between reference and full scale currents eliminates the need for full scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.

High voltage compliance dual complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp.

All DAC-08 series models guarantee full 8-bit monotonicity, and nonlinearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the ±4.5V to ±18V power supply range, with 33mW power consumption attainable at ±5V supplies.


The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications. All devices are processed to MIL-STD-883.

DAC-08 applications include 8-bit, 1.0µsec A/D converters, servo-motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high speed modems and other applications where low cost, high speed and complete input/output versatility are required.



Order Number	Temperature Range	Nonlinearity
DAC-08AQ	-55°C to +125°C	±.1%
DAC-08Q	-55°C to +125°C	±.19%
DAC-08EQ	0°C to +70°C	±.19%
DAC-08CQ	0°C to +70°C	±.39%
DAC-08HQ	0°C to +70°C	±.1%
DAC-08HN	0°C to +70°C	±.1%
DAC-08EN	0°C to +70°C	±.19%
DAC-08CN	0°C to +70°C	±.39%

ORDERING INFORMATION



MAXIMUM RATINGS (TA = 25°C Unless Otherwise Noted)


Operating Temperature	
DAC-08AQ, Q	-55°C to +125°C
DAC-08EQ, CQ, HQ	0°C to +70°C
Storage Temperature	-65°C to +150°C
Power Dissipation	500mW
Derate above 100°C	10mW/°C
Lead Temperature (Soldering, 60 sec)	300°C

V+ supply to V— Supply	36V
Logic Inputs V-	to V+ plus 36V
V _{LC}	V- to V+
Analog Current Outputs	See Fig. 12
Reference Inputs (V ₁₄ , V ₁₅)	V- to V+
Reference Input Differential Voltage (V ₁₄ to V ₁₅) ±18V
Reference Input Current (I ₁₄)	5.0mA

ELECTRICAL CHÁRACTERISTICS (V_S = ±15 V, I_{REF} = 2.0 mA)

						nDAC-0 nDAC-0	_		mDAC-08		An				
Parameter	Descri	ption	Test	Conditi	ons	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
	Resolution					8	8	8	8	8	8	8	8	8	Bits
	Monotonicity		1	_		8	8	8	8	8	8	8	8	8	Bits
	Nonlinearity		TA - MIN.	to MAX.				±0.1			±0.19			±0.39	%FS
ts	Settling Time		To ±1/2 LS switched Of	B, all bits	DAC-08A DAC-08 DAC-08E		85	135		85	135				ns
			TA = 25°C		DAC-08C					85	150		85	150	
tPLH,	Propagation	Each Bit	TA = 25°C				35	60		35	60		35	60	ns
^t PHL	Delay	All Bits Switched	"				35	60	ł	35	60		35	60	1
TCIFS	Full Scale Ter	npco			-		±10	±50		±10	±50		±10	±80	ppm/°C
Voc	Output Voltage Compliance		Full scale or change < 1, ROUT > 20	/2 LSB	·p.	-10		+18	-10		+18	-10		+18	Volts
IFS4	Full Scale Current		V _{REF} = 10 R ₁₄ , R ₁₅ = T _A = 25°C	· 5.000 kภ	1	1.984	1.992	2.000	1,94	1.99	2.04	1.94	1.89	2.04	mA
1FSS	Full Scale Syr	nmetry	IFS4 - IFS2			±0.8	±4.0		:1.0	±8.0		±2.9	±16	μА	
Izs	Zero Scale Cu	rrent		-			0.1	1.0		0.2	2.0		0.2	4.0	μΑ
IFSR Output Curre	utput Current Range		t Current Range		0	2.0	2.1	0	2.0	2.1	0	2.0	2.1	l ma	
		V7.0	V to -18\	/	0	2.0	4.2	0	2.0	4.2	0	2.0	4.2		
VIL	Logic Input Levels	Logic "0"	V _{LC} = 0V					8.0	<u> </u>	ļ	0.8			0.8	Volts
VIH	Covers	Logic "1"			2.0	J	ļ	2.0		j	2.0		ļ		
1 _{1L}	Logic Input	Logic "O"	V _{LC} =0V	"	_10 V to +0.8 V		-2.0	-10		-2.0	-10		-2.0	-10	μΑ
чн	Current	Logic "1"	V _{IN} = 2.0 V to	2.0 V to 18 V	ľ	0.002	10		0.002	10	l	0.002	10		
VIS	Logic Input S	wing	V- = -15V	;		-10		+18	-10		+18	-10		+18	Volts
VTHR	Logic Thresho	old Range	V _S = ±15V			-10		+13.5	-10		+13.5	-10	Ĺ	+13.8	Volts
l ₁₅	Reference Bia	s Current					-1.0	-3.0	L	-1.0	-3.0		-1.0	-3.0	μА
dl/dt	Reference In	out Slew Rate				4.0	8.0		4.0	8.0		4.0	8.0		mA/μs
PSSI _{FS+}	Power Supply	Sensitivity	V+ = 4.5 V				±0.0003	±0.01		±0.0003	±0.01	<u> </u>	±0.0003	±0.01	%/%
PSSIFS-			V= = -4.5 IREF = 1.0		v	L	±0.002	±0.01		±0.002	±0.01		±0.002	±0.01	
1+			V _S = ±5.0\	/. IREC =	1.0mA		2.3	3.8		2.3	3.8		2.3	3.8	
1-							-4.3	-5.8	<u> </u>	-4.3	-5.8		<u>-4.3</u>	-5.8	4
1+	Power Supply Current		Vs = +5.0\				2.4	3.8	<u> </u>	2.4	3.8	<u> </u>	2.4	3.8	- mA
1	. Seen Guppin	, Garant	IREF = 2.0	mA			-6.4	-7.8	<u> </u>	6.4	-7.8	└	-6.4	-7.9	4
1+			VS = ±15 V	', IREF "	2.0mA		2.5	3.8		2.5	3.8	L	2.5	3.8	4
1-			<u> </u>				6.5	-7.8	ļ	-6.5	-7.8	↓ —	-6.5	-7.8	
		_	±5.0 V, IRE				33	48	<u> </u>	33	48	<u> </u>	33	48	4
PD	Power Dissipa	ation	+6.0 V, -19				108	136	<u> </u>	108	136	 - -	108	136	_ mw
		±15 V. IRE	F = 2.0m.	A	l	135	174	1	135	174	1	135	174	1	

BASIC CONNECTIONS



FOR FIXED REFERENCE, TTL OPERATION, TYPICAL VALUES ARE:

IO + IO = IFS FOR ALL LOGIC STATES VREF = +10.000V

R15 * RREF

H15 ≈ HREF CC = 0.01µF

VLC = OV (GROUND)

Figure 1. Basic Positive Reference Operation.






Figure 2. Recommended Full Scale Adjustment Circuit.



 $I_{FS} \approx \frac{-V_{REF}}{R_{REF}} \times \frac{255}{256}$


Note 1. RREF Sets IFS; R₁₅ is for Bias Current Cancellation.

Figure 3. Basic Negative Reference Operation.




	81	82	83	64	B5	86	87	88	Io mA	To mA	EO	ĒO
FULL SCALE	1	1	1	1	1	,	1	1	1.992	000	-9.960	000
FULL SCALE -LSB	1	1	1	1	1	1	1	0	1.984	.008	-9.920	040
HALF SCALE +LSB	1	0	0	0	0	0	0	1	1.008	.984	-5.040	-4.920
HALF SCALE	١ı	0	0	0	0	0	0	0	1.000	.992	~5.000	-4.960
HALF SCALE -LSB	0	1	1	1	1	1	t	1	.992	1.000	-4,960	-5,000
ZERO SCALE +LSB	0	0	0	0	0	0	0	1	.008	1.984	040	-9.920
ZERO SCALE	0	0	0	0	0	0	0	0	.000	1.992	.000	-9.960

Figure 4. Basic Unipolar Negative Operation.



	B1	BZ	83	B4	85	B 6	87	89	€o	€o
POS FULL SCALE	1	1	1	1	1	1	1	1	-9.920	+10,000
POS FULL SCALE -LSB	١,	1	1	1	1	1	ŧ	0	-9.840	+9.920
ZERO SCALE +LSB	1	0	0	0	0	0	0	1	-0.080	+0.160
ZERO SCALE	1	0	0	0	0	0	0	0	0.000	+0.080
ZERO SCALE -LSB	0	1	t	1	1	1	1	1	+0.080	0.000
NEG FULL SCALE +LSB	0	0	0	0	0	0	0	1	+9.920	-9.840
NEG FULL SCALE	0	0	0	0	0	0	0	0	+10.000	~9.920

Figure 5. Basic Bipolar Output Operation.




	81	B2-	B3	B4	85	86	87	88	€o
POS FULL SCALE	1	1	1	1	1	1	1	1	+9.960
POS FULL SCALE -LSB) ı	1	1	1	1	1	1	0	+9.880
(+) ZERO SCALE	1	0	0	0	0	0	0	0	+0.040
(-) ZERO SCALE	0	1	1	1	1	1	1	1	-0.040
NEG FULL SCALE +LSB	0	0	0	0	0	0	0	1	-9.880
NEG FULL SCALE	۱.	٥	0	٥	0	0	a	0	-9 960

Figure 6. Symmetrical Offset Binary Operation.

BASIC CONNECTIONS (Cont.)


LIC-198



255

FOR COMPLEMENTARY OUTPUT (OPERATION AS NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO $\overline{10}$ (PIN 2), CONNECT IO (PIN 4) TO GROUND

Figure 7. Positive Low Impedance Output Operation.



I_{FS} ≅ 255 I_{RE}

FOR COMPLEMENTARY (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT NON-INVERTING INPUT OF OP-AMP TO $\overline{i_0}$ (PIN 2); CONNECT IO (PIN 4) TO GROUND.

Figure 8. Negative Low Impedance Output Operation.




Figure 9. Interfacing With Various Logic Families.






Figure 10. Pulsed Reference Operation.




a) I_{REF} ≥ Peak Negative Swing of I_{IN}.



RREF ≈ R15 LIC-202

b) +VREF Must Be Above Peak Positive Swing of VIN.

Figure 11. Accomodating Bipolar References.



APPLICATIONS INFORMATION

REFERENCE AMPLIFIER SET-UP

The DAC-08 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0mA. The full scale output current is a linear function of the reference current and is given by:

IFS =
$$\frac{255}{256}$$
 X IREF where IREF = I₁₄.

In positive reference applications (Fig. 1), an external positive reference voltage forces current through R_{14} into the $V_{REF(+)}$ terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to $V_{REF(-)}$ at pin 15 (Fig. 3); reference current flows from ground through R_{14} into $V_{REF(+)}$ as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. R_{15} (nominally equal to R_{14}) is used to cancel bias current errors; R_{15} may be eliminated with only a minor increase in error.

Bipolar references may be accommodated by offsetting V_{REF} or pin 15 as shown in Fig. 11. The negative common mode range of the reference amplifier is given by: $V_{CM} = V_{P}$ plus (I_{REF} X 1.0k Ω) plus 2.5V. The positive common mode range is V+ less 1.5V.

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R_{14} should be split into two resistors with the junction bypassed to ground with a $0.1\mu F$ capacitor.

For most applications, a +10.0V reference is recommended for optimum full scale temperature coefficient performance. This will minimize the contributions of reference amplifier V_{OS} and TCV_{OS}. For most applications the tight relationship between I_{REF} and I_{FS} will eliminate the need for trimming I_{REF}. If required, full scale trimming may be accomplished by adjusting the value of R₁₄, or by using a potentiometer for R₁₄. An improved method of full scale trimming which eliminates potentiometer T.C. effects is shown in Fig. 2.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. The recommended range for operation with a DC reference current is +0.2mA to +4.0mA.

The reference amplifier must be compensated by using a capacitor from pin 16 to V—. For fixed reference operation, a 0.01µF capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

MULTIPLYING OPERATION

The DAC-08 provides excellent multiplying performance with an extremely linear relationship between I_{FS} and I_{REF} over a range of 4.0mA to 4.0mA. Monotonic operation is maintained over a typical range of I_{REF} from $100\mu\text{A}$ to 4.0mA; consult factory for devices selected for monotonic operation over wider I_{REF} ranges.

REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V—. The value of this capacitor depends on the impedance presented to pin 14: for R_{14} values of 1.0, 2.5 and 5.0k Ω , minimum values of C_C are 15, 37, and 75pF. Larger values of R_{14} require proportionately increased values of C_C for proper phase margin.

For fastest response to a pulse, low values of R₁₄ enabling small C_C values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For R₁₄ = 1.0k Ω and C_C = 15pF, the reference amplifier slews at 4.0mA/ μ s enabling a transition from I_{REF} = 0 to I_{REF} = 2.0mA in 500ns.

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme shown in Fig. 10. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff (IREF = 0) condition. Full scale transition (0 to 2.0mA) occurs in 120ns when the equivalent impedance at pin 14 is 200 Ω and $C_{\rm C}$ = 0. This yields a reference slew rate of 16mA/µs which is relatively independent of R_{IN} and V_{IN} values.

LOGIC INPUTS

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, 2.0µA logic input current and completely adjustable logic threshold voltage. For V = -15V, the logic inputs may swing between -10V and +18V. This enables direct interface with +15V CMOS logic, even when the DAC-08 is powered from a +5V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V- plus (IREF X 1.0kΩ) plus 2.5V. The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, V_{LC}). For TTL and DTL interface, simply ground pin 1. When interfacing ECL, an IREF = 1.0mA is recommended. For interfacing other logic families, see Fig. 9. For general set-up of the logic control circuit, it should be noted that pin 1 will source 100µA typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a $1.0k\Omega$ divider, for example, it should be bypassed to ground by a $0.01\mu F$ capacitor.

ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided, when $I_O + \overline{I}_O = I_{FS}$. Current appears at the "true" output when a "1" is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a "0" is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases \overline{I}_O as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing I_{FS} ; do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36V above V— and is independent of the positive supply. Negative compliance is given by V— plus $\{I_{REF} \cdot 1.0k\Omega\}$ plus 2.5V.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

AmDAC-08

POWER SUPPLIES

The DAC-08 operates over a wide range of power supply voltages from a total supply of 9V to 36V. When operating at supplies of $\pm 5V$ or less, $I_{\rm REF} \leqslant 1 {\rm mA}$ is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range. For example, operation at -4.5V with $I_{\rm REF}=2{\rm mA}$ is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be useful to insure logic swings, etc. remain between acceptable limits.

Power consumption may be calculated as follows:

 $P_d = (I+) (V+) + (I+) (V-) + (2 I_{REF}) (V-)$. A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.

TEMPERATURE PERFORMANCE

The nonlinearity and monotonicity specifications of the DAC-08 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is tight, typically ±10ppm/°C, with zero scale output current and drift essentially negligible compared to 1/2 LSB.

Full scale output drift performance will be best with ± 10.0 V references as V_{OS} and $T_{CV_{OS}}$ of the reference amplifier will be very small compared to 10.0V. The temperature coefficient of the reference resistor R_{14} should match and track that of the output resistor for minimum overall full scale drift. Settling times of the DAC-08 decrease approximately 10% at -55° C; at $\pm 125^{\circ}$ C an increase of about 15% is typical.

SETTLING TIME

The DAC-08 is capable of extremely fast settling times, typically 85nsec at I_{REF} = 2.0mA. Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35nsec for each of the 8 bits. Settling time to within 1/2 LSB of the LSB is therefore 35nsec, with each progressively larger bit taking successively longer. The MSB settles in 85nsec, thus determining the overall settling time of 85nsec. Settling to 6-bit accuracy requires about 65 to 70nsec. The output capacitance of the DAC-08 including the package is approximately 15pF, therefore the output RC time constant dominates settling time if $R_{\rm L} > 500\Omega$.

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for IREF values down to 1.0mA, with gradual increases for lower IREF values. The principal advantage of higher IREF values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve $\pm 4\mu A$, therefore a $1k\Omega$ load is needed to provide adequate drive for most oscilloscopes. The settling time fixture of Fig. 12 uses a cascode design to permit driving a $1k\Omega$ load with less than 5pF of parasitic capacitance at the measurement node. At I_REF values of less than 1mA, excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 01111111 to 10000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within $\pm 0.2\%$ of the final value, and thus settling times may be observed at lower values of $I_{\rm REF}$.

DAC-08 switching transients of "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and V_{LC} terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; $0.1 \mu F$ capacitors at the supply pins provide full transient protection.

LF198/LF298/LF398

Monolithic Sample and Hold Circuits

Distinctive Characteristics

- Operates from ±5V to ±18V supplies
- Less than 10µs acquisition time
- TTL. PMOS. CMOS compatible logic input
- 0.5mV typical hold step at Ch = 0.01µF
- Low input offset

- 0.002% gain accuracy
- Low output noise in hold mode
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth


GENERAL DESCRIPTION

The LF198/LF298/LF398 are BI-FET monolithic sample and hold circuits with ultra-high DC accuracy, fast acquisition time (6 μ s to 0.01%) and low droop rate. A bipolar input stage is used to obtain the lowest possible offset voltage and wide bandwidth. These circuits are designed to have high common mode rejection and a gain accuracy of 0.002%. High input impedance (10 $^{10}\Omega$) permits their use with a high impedance source without degrading accuracy.

The output buffer has a p-channel JFET input with a typical input current of 30pA, giving a droop rate as low as 5mV/Min with a $1\mu F$ hold capacitor. The JFET has a very low noise level and high temperature stability.

A differential logic input allows the logic to be referenced to a separate ground from analog ground, permitting a direct interface to nearly any logic family. The LF198 series guarantees no feed through in the hold mode including input signal swings equal to the power supply.

FUNCTION DIAGRAM




LIC-204

ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
LF398	Metal Can Dice	0°C to +70°C	LF398H LD398
LF298	Metal Can	-25°C to +85°C	LF298H
LF198	Metal Can Dice	-55°C to +125°C	LF198H LD198

CONNECTION DIAGRAM Metal Can Top View



LIC-205

LF198/298/398

ABSOLUTE MAXIMUM RATINGS

Operating Ambient Temperature Range	
LF198	
LF298	-25°C to +85°C
LF398	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Power Dissipation (Package Limitation, Note 1)	500mW
Supply Voltage	±18V
Input Voltage	Equal to Supply Voltage
Logic to Logic Reference Differential Voltage (Note 2)	+7V, -30V
Hold Capacitor Short Circuit Duration	10 sec
Lead Temperature (Soldering 10 seconds)	300°C

ELECTRICAL CHARACTERISTICS (Note 3)		L	198/LF	29 8		LF398		
trameter	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Input Offset Voltage, (Note 6)	T _j = 25°C		1	3		2	7	mV
Input Offset Voltage, (Note of	Full Temperature Range			5			10	mV
Input Bias Current, (Note 6)	T _i = 25°C	1	5	25		10	50	пА
Input Blas Current, (Note 6)	Full Temperature Range			75			100	nA
Input Impedance	T _j = 25°C		1010			1010		Ω
Gain Error	$T_j = 25^{\circ} C$, $R_L = 10k\Omega$		0.002	0.005		0.004	0.01	%
Gain Error	Full Temperature Range			0.02			0.02	%
Feedthrough Attenuation Ratio at 1 kHz	T _j = 25°C, C _h = 0.01µF	86	96		80	90		dВ
Output Impedance	T _j = 25°C, "HOLD" mode		0.5	2		0.5	4	Ω
	Full Temperature Range			4			6	Ω
"HOLD" Step, (Note 4)	T _j = 25°C, C _h = 0.01μF, V _{OUT} = 0		0.5	2.0		1.0	2.5	mV
Supply Current, (Note 6)	T _j > 25°C		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input Current	T _j = 25°C		2	10		2	10	μΑ
Leakage Current into Hold Capacitor (Note 6)	T _j = 25°C, (Note 5) Hold Mode		30	100		30	200	рΑ
A	ΔV _{OUT} = 10V, C _h = 1000 pF		4			4		μς
Acquisition Time to 0.1%	C _h = 0.01μF		20			20		μς
Hold Capacitor Charge Current	V _{IN} - V _{OUT} = 2V		5			5		mA
Supply Voltage Rejection Ratio	V _{OUT} = 0	80	110		80	110		dB
Differential Logic Threshold	T; = 25°C	0.8	1.4	2.4	0.8	1.4	2.4	>


Notes: 1. The maximum junction temperature is 150°C for the LF198, 115°C for the LF298, and 100°C for the LF398. When used at a higher ambient temperature, the


Leakage current is measured at a junction temperature of 25°C. The junction temperature doubles the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over the full input signal range.


These values are guaranteed over the ±5 to ±18V supply range.


The maximum junction temperature is 150°C for the LF188, 115°C for the LF288, and 100°C for the LF388. When used at a higher ambient temperature, the TO-6 can package must be derated based on a thermal resistance (θ/A) of 150°C/W.
 The differential voltage may not exceed this limit. The common mode voltage on the logic pins may equal the supply voltage without causing damage to the device. For the LF188 to operate properly, one of the logic pins must be at least 2V below the positive supply and 3V above the negative supply.
 The following conditions apply unless otherwise noted: Device is in "sample mode". Tj = 25°C, V_S = ±15V, -11.5V < V_{IN} < +11.5V, Ch = 0.01µF, and R_L = 10kΩ. Logic reference voltage = 20°V. Logic Input voltage = 2.5°V.
 The hold step is produced by e charge which is coupled from the logic input signal to the hold capacitor via parasitic capacitance and internal operating point changes. Stray capacitance equal to 1pF will create a 0.5mV step with a 5 volt logic swing and a 0.01µF hold capacitor. This step can be reduced by large the maximum of the hold capacitor. increasing the magnitude of the hold capacitor.


TYPICAL PERFORMANCE CHARACTERISTICS

































L(C-206

LOGIC INPUT CONFIGURATIONS

TTL AND CMOS 3V ≤ V_{LG}(HI STATE) ≤ 7V




LIC-207

ANALOG SAMPLE VLG Ch LIC-208


Threshold = 1.4V R₁ select for 2.8V at Pin 8

Threshold = 1.4V

CMOS 7V ≤ V_{LG}(HI STATE) ≤ 15V




Threshold = 0.6 (V+) + 1.4V




Threshold = 0.6 (V+) - 1.4V

OP AMP DRIVE OUTPUT VOLTAGE ≈ ±13V



LIC-211

Threshold = 4V Threshold = -4V



LIC-212

APPLICATION INFORMATION

Freezing the input to an analog-to-digital (A/D) converter is an important application for the sample and hold amplifier. If the analog input to the A/D changes during conversion by the amount ±1/2LSB, an ideal A/D would produce 1 LSB error beyond normal quantization error. A sample and hold amplifier eliminates this problem by holding the input signal to the A/D converter during the conversion interval. The proper choice of hold capacitor value and type is necessary to obtain optimum performance. The capacitor value directly affects several circuit parameters, particularly acquisition time, droop rate, and hold step. The hold step error is inversely proportional to the value of the hold capacitor.

Graphs are provided in this data sheet for use as guides in selecting a suitable value of capacitance. However, the capacitor should have extremely high insulation resistance and low dielectric absorption, or dielectric hysteresis. Polypropylene (below +85°C) and Teflon (above +85°C) types are recommended. The hysteresis error can be significantly reduced if the output of the LF198 is digitized immediately after the hold mode is initiated. The hysteresis relaxation time constant in polypropylene, for instance, is 10-50ms, thus if A/D conversion can be made within 1ms, hysteresis error will be reduced by a factor of ten.

The logic inputs on the LF198 are fully differential with low input current and will operate from TTL levels up to 15V. Some typical logic input configurations are shown in this data sheet. The logic signal into the LF198 must have a minimum slew rate of 0.2V/µs. Slower signals cause excess hold step errors.

When switched from sample to hold, delay in response to the hold command (aperture time and aperture time uncertainty) can cause the frozen value of a fast moving waveform to differ from the value it had at the instant the hold command is given. However, the hold capacitor has an additional lag due to the 300Ω series resistor on the chip which cancels out some of the error due to aperture time and aperture time uncertainty.

For example, using an analog input of 20 volts p-p at 10kHz, maximum slew rate 0.5V/µs, with no phase delay and 80ns logic

delay, one could expect up to $(0.08\mu s) \cdot (0.5V/\mu s) = 40mV$ error if the input is sampled during the maximum dv/dt period. A positive going input would give a +40mV error. Assume that the slew rate of the charging amplifier and the RC constant of the analog loop cause a delay of 120ns. If the hold capacitor sees this exact delay, then the analog delay would be $(0.5\mu V/sec) \cdot (.12\mu s) = -60mV$. Total output error is +40mV -60mV = -20mV.

For a sample and hold amplifier in a multiplexed A/D system, acquisition and aperture times are critical parameters. In order to maintain the acquired signal level within the specified accuracy, these times must be considered when selecting the sampling rate. For example, if a 16 channel MUX drives a sample and hold amplifier in which each channel is 5KHz and 2 samples per cycle are needed to satisfy the Nyquist criteria, the minimum sampling rate = 160000 samples/sec. ((5KHz X 16) cycles/sec X 2 samples/cycle). The minimum channel period is the reciprocal of the sampling rate of 6.25μs. During the hold mode the MUX can switch to another channel. This eliminates the need to consider the MUX and source settling time and shortens the channel period.


Calculating the sum of the sample and hold acquisition time, aperture time and A/D conversion time is usually a convenient method for estimating maximum channel period.

In multiplex applications, sample and hold feed-through is a significant problem. Since each channel voltage differs, the sample and hold input signal becomes a series of varied height pulses that cause errors in the sample and hold voltage.


Digital feed through occurs when a fast rising logic signal is coupled into the analog input. To minimize it, the logic signal trace in the PCB layout should be kept as far as possible from the analog input. Guarded trace may also be used around the input pin for shielding purposes.

To adjust the DC offset zeroing, the wiper of a 1K potentiometer is connected to the offset adjust pin. One end of the potentiometer is connected to VCC and the other is connected through a resistor to ground. The value of the resistor is selected such that the current flows through it at approximately 6mA.


Metallization and Pad Layout



51 X 66 Mils




APPLICATIONS (Cont.)



TRACK AND HOLD PEAK RECORDER

LIC-215



FAST ACQUISITION, LOW DROOP SAMPLE AND HOLD

LIC-216

DEFINITION OF TERMS

Acquisition Time — The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

Aperture time — The delay between the command to hold and the actual opening of the hold switch.

Aperture time uncertainty — The tolerance, or jitter of the aperture time.

Droop rate — The rate of change of output voltage in the hold mode. It is caused by leakage currents at the hold capacitor node.

Feed-through — During hold, a small part of the input signal feeds through the capacitor of the switch to the hold capacitor and output. This is usually a function of the level and frequency of the input signal and is expressed in dB.

Dynamic sampling error — The error introduced into the outputs due to input voltage varying when the hold command is issued. Error is expressed in mV with a given hold capacitor.

Gain error — The ratio of output voltage swing to input voltage swing in the sample mode expressed as a percent difference.

Hold step — The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (DC) analog input voltage.

Am1508/1408 · SSS1508A/1408A

8-Bit Multiplying D/A Converter

Distinctive Characteristics

- Improved direct replacement for MC1508/1408
- ±0.19% nonlinearity guaranteed over temperature range
- Improved settling time (SSS1508A/1408A) 250ns, typ.
- Improved power consumption (SSS1508A/1408A) 157mW typ.
- Compatible with TTL. CMOS logic
- Standard supply voltage: +5.0V and −5.0V to −15V
- Output voltage swing: +0.5V to −5.0V
- High speed multiplying input: 4.0mA/us

FUNCTIONAL DESCRIPTION


The SSS1508A/1408A, Am1508/1408 are 8-bit monolithic multiplying Digital-to-Analog Converters consisting of a reference current amplifier, an R-2R ladder, and eight high speed current switches. For many applications, only a reference resistor and reference voltage need be added. Improvements in design and processing techniques provide faster settling times combined with lower power consumption while retaining direct interchangeability with MC1508/1408 devices.

The R-2R ladder divides the reference current into eight binarily-related components which are fed to the switches. A remainder current equal to the least significant bit is always

shunted to ground, therefore the maximum output current is 255/256 of the reference amplifier input current. For example, a full scale output current of 1.992mA would result from a reference input current of 2.0mA.

The SSS1508A/1408A, Am1508/1408 is useful in a wide variety of applications, including waveform synthesizers, digitally programmable gain and attenuation blocks, CRT character generation, audio digitizing and decoding, stepping motor drives, programmable power supplies and in building Tracking and Successive Approximation Analog-to-Digital Converters.

BLOCK DIAGRAM



LIC-217

LIC-218

ORDERING INFORMATION						
Part Number	Package Type	Temperature Range	Order Number			
	Hermetic DIP	0°C to +70°C	AM1408L8			
	Hermetic DIP	0°C to +70°C	AM1408L7			
	Hermetic DIP	0°C to +70°C	AM1408L6			
	Hermetic DIP	0°C to +70°C	SSS1408A-8Q			
Am1408	Hermetic DIP	0°C to +70°C	SSS1408A-7Q			
AIII 1400	Hermetic DIP	0°C to +70°C	SSS1408A-6Q			
	Plastic DIP	0°C to +70°C	AM1408N8			
	Plastic DIP	0°C to +70°C	AM1408N7			
	Plastic DIP	0°C to +70°C	AM1408N6			
	Dice	0°C to +70°C	LD1408			
	Hermetic DIP	-55°C to +125°C	AM1508L8			
Am1508	Hermetic DIP	-55°C to +125°C	SSS1508A-8Q			
	Dice	-55°C to +125°C	LD1508			

Top View COMPENSATION GND 2 15 VREF(-) VEE 3 14 VREF(+) 10 4 13 VCC MS8 A1 5 12 A6 LS8 A2 8 11 A7 A3 7 10 A8 A4 8 9 A5 Note: Pin 1 is marked for orientation.

CONNECTION DIAGRAM

MAXIMUM RATINGS (Above which the useful life may be impaired)

(TA = +25°C unless otherwise noted)

Power Supply Voltage	
Vcc	+5.5Vdc
VEE	-16.5Vdc
Digital Input Voltage, V5-V12	+5.5, 0Vdc
Applied Output Voltage, VO	+0.5, -5.2Vdc
Reference Current, 114	5.0mA
Reference Amplifier Inputs, V14, V15	VCC, VEE Vdc

Power Dissipation (Package Limitation), PD)
Ceramic Package	1000mW
Derate above TA = +25°C	6.7mW/°C
Operating Temperature Range, TA	
SSS1508A-8, Am1508	-55°C to +125°C
SSS1408A Series, Am1408 Series	0°C to +75°C
Storage Temperature, T _{Stq}	-65°C to +150°C


ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

 $V_{CC} = 5.0 \text{Vdc}$, $V_{EE} = -15 \text{Vdc}$, $\frac{V_{ref}}{R_{14}} = 2.0 \text{mA}$, SSS1508A-8/Am1508L8: $T_A = -55^{\circ}\text{C}$ to +125°C, SSS1408A/Am1408 Series: $T_A = 0^{\circ}\text{C}$ to +75°C unless otherwise noted. All digital inputs at high logic level.)


arameters	Description	Test Conditions	Min.	Тур.	Max.	Units	
	Relative Accuracy						
	SSS1508A-8, SSS1408A-8, Am1508L8, Am1408L8	<u></u>	L		±0.19		
ER	SSS1408A-7, Am1408L7				±0.39	% IFS	
	SSS1408A-6, Am1408L6				±0.78		
	Settling Time to within 1/2 LSB (includes tp_H)						
	SSS1508A/1408A			250			
ts	Am1508/1408	T _A = +25°C		300		ns	
tPLH, tPHL	Propagation Delay Time	T _A = +25°C		30	100	ns	
TCIO	Output Full Scale Current Drift			±20		PPM/°C	
	Digital Input Logic Levels (MSB)		1				
v _{IH}	High Level, Logic "1"		2.0	1	1		
VIL	Low Level, Logic "0"		2.0		0.8	Vdc	
ЧН	Division of the control of the contr	High Level, VIH = 5.0V		0	0.04		
IIL .	Digital Input Current (MSB)	Low Level, VIL = 0.8V	<u> </u>	-0.002	-0.8	mA	
	Reference Input Bias Current (Pin 15)			 	 		
	S\$\$1508A/1408A			-1.0	-3.0		
¹ 15	Am1508/1408			-1.0	-5.0	μА	
		VEE = -5.0V	0	2.0	2,1	mA	
IOR	Output Current Range	VEE = -7.0V to -15V	0	2.0	4.2		
Io.	Output Current	V _{ref} = 2.000V, R ₁₄ = 1000Ω	1.9	1.99	2.1	mA	
¹ O (min.)	Output Current (All Bits Low)	16, 2000, 114		0	4.0	μA	
	Output Voltage Compliance	V _{FF} = -5V	l —	 	-0.6, +0.5		
v _o	(E _r < 0.19% at T _A = +25°C)				-5.0, +0.5	Vdc	
SRI _{ref}	Reference Current Slew Rate		 	4.0	0.07 0.0	mA/μs	
PSSIO	Output Current Power Supply Sensitivity		- —	0.5	2.7	μA/V	
	Power Supply Current			 	<u> </u>	, , , , , , , , , , , , , , , , , , ,	
lcc				2.5	14		
1EE	SSS1508A/1408A			-6.4	-13		
Icc				2.5	22	mA	
IEE	Am1508/1408			-6.4	_13		
V _{CCR}			4.5	5.0	5.5	ļ <u> </u>	
VEER	Power Supply Voltage Range	T _A = +25°C	-4.5	-15	-16.5	Vdc	
	Power Dissipation	All Bits Low	7.5	-15	-10.5		
	. Site Site parton	V _{EE} = -5.0Vdc		34	136		
		VEE = -15Vdc		108	265		
	SSS1508A/1408A	All Bits High	<u> </u>		200		
		V _{EE} = -5.0Vdc		34			
Pd		VEE = -15Vdc		108		mW	
·		All Bits Low	-	100		*****	
		V _{EF} = -5.0Vdc		34	170		
1					305		
	Am1508/1408	VEE ^a −15Vdc		108	305		
}		VEE = -5.0Vdc		34			
l							
		VEE = −15Vdc		108			

TYPICAL APPLICATIONS





USE WITH CURRENT-TO-VOLTAGE CONVERTING OP AMP



THEORETICAL VO


$$V_{O} = \frac{V_{REF}}{R_{14}} (R_{O}) \left[\frac{A_{1}}{2} + \frac{A_{2}}{4} + \frac{A_{3}}{8} + \frac{A_{4}}{16} + \frac{A_{5}}{32} + \frac{A_{6}}{64} + \frac{A_{7}}{126} + \frac{A_{8}}{256} \right]$$

ADJUST V_{REF} , R_{14} OR R_{0} SO THAT V_{0} WITH ALL DIGITAL INPUTS AT HIGH LEVEL IS EQUAL TO 9.961 VOLTS


$$V_{O} = \frac{2V}{1k} (5k) \left[\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{126} + \frac{1}{256} \right]$$
$$= 10V \left[\frac{255}{256} \right] = 9.961V$$

LIC-220


USE WITH POSITIVE VREF



USE WITH NEGATIVE VREF



TRANSIENT RESPONSE AND SETTLING TIME TEST CIRCUIT



GENERAL INFORMATION AND APPLICATION NOTES

REFERENCE AMPLIFIER DRIVE AND COMPENSATION

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input current, I₁₄ must always flow into pin 14 regardless of the setup method or reference voltage polarity.

Connections for a positive voltage are shown on page 3. The reference voltage source supplies the full current l₁₄. For bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R₁₅ with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R_{14} to maintain proper phase margin; for R_{14} values of 1.0, 2.5 and 5.0 kilohms, minimum capacitor values are 15, 37, and 75 pF. The capacitor may be tied to either V_{EE} or ground, but using V_{EE} increases negative supply rejection.

A negative reference voltage may be used if R_{14} is grounded and the reference voltage is applied to R_{15} as shown. A high input impedance is the main advantage of this method. Compensation involves a capacitor to V_{EE} on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4.0 volts above the V_{EE} supply. Bipolar input signals may be handled by connecting R_{14} to a positive reference voltage equal to the peak positive input level at pin 15.

When a dc reference voltage is used, capacitive bypass to ground is recommended. The 5.0V logic supply is not recommended as a reference voltage. If a well regulated 5.0V supply which drives logic is to be used as the reference, R_{14} should be decoupled by connecting it to +5.0V through another resistor and bypassing the junction of the two resistors with $0.1\mu\text{F}$ to ground. For reference voltages greater than 5.0V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

OUTPUT VOLTAGE RANGE

The voltage on pin 4 is restricted to a range of -0.6 to +0.5 volts when $V_{EE} = -5.0V$ due to the current switching methods employed in the SSS1508A-8, Am1508.

The negative output voltage compliance of the SSS1508A-8, Am1508 is extended to -5.0V where the negative supply voltage is more negative than -10 volts. Using a full scale current of 1.992mA and load resistor of 2.5 kilohms between pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980 volts. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of R_L up to 500 ohms do not significantly affect performance but a 2.5-kilohm load increases "worst case" settling time to 1.2µS (when all bits are switched on). Refer to the subsequent text section on Settling Time for more details on output loading.

OUTPUT CURRENT RANGE

The output current maximum rating of 4.2mA may be used only for negative supply voltages more negative than -7.0 volts, due to the increased voltage drop across the resistors in the reference current amplifier.

ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full scale current. The relative accuracy of the SSS1508A-8, Am1508 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the SSS1508A-8 has a very low full scale current drift with temperature.

The SSS1508A-8/Am1508 Series is guaranteed accurate to within ±1/2 LSB at a full scale output current of 1.992mA. This corresponds to a reference amplifier output current drive to the ladder network of 2.0mA, with the loss of one LSB $(8.0\mu A)$ which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1mA, allowing some mismatch in the NPN current source pair. The accuracy test circuit is shown on page 3. The 12-bit converter is calibrated for a full scale output current of 1.992mA. This is an optional step since the SSS1508A-8, Am1508 accuracy is essentially the same between 1.5 and 2.5mA. Then the SSS1508A-8, Am1508 circuits' full scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter. 16-bit accuracy implies a total error of $\pm 1/2$ of one part in 65,536 or $\pm 0.00076\%$, which is much more accurate than the $\pm 0.19\%$ specification provided by the SSS1508A-8, Am1508.

MULTIPLYING ACCURACY

The SSS1508A-8, Am1508 may be used in the multiplying mode with eight-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from $16\mu\text{A}$ to 4.0mA, the additional error contributions are less than $1.6\mu\text{A}$. This is well within eight-bit accuracy when referred to full scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the SSS1508A-8, Am1508 is monotonic for all values of reference current above 0.5mA. The recommended range for operation with a dc reference current is 0.5 to 4.0mA.

SETTLING TIME

The "worst case" switching condition occurs when all bits are switched "on," which coresponds to a LOW-to-HIGH transition for all bits. This time is typically 250ns for settling to within $\pm 1/2$ LSB, for 8-bit accuracy, and 200ns to 1/2 LSB for 7 and 6-bit accuracy. The turn off is typically under 100ns. These times apply when $R_L \leqslant 500$ ohms and $C_O \leqslant 25pF$.

The slowest single switch is the least significant bit. In applications where the D-to-A converter functions in a positive-going ramp mode, the "worst case" switching condition does not occur, and a settling time of less than 250ns may be realized.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, 100µF supply bypassing for low frequencies, and minimum scope lead length are all mandatory.

Am2502/2503/2504

Eight-Bit/Twelve-Bit Successive Approximation Registers

Distinctive Characteristics

- Contains all the storage and control for successive approximation A-to-D converters.
- Provision for register extension or truncation.
- Can be operated in START-STOP or continuous conversion mode.
- 100% reliability assurance testing in compliance with M!L-STD-883.
- Can be used as serial-to-parallel converter or ring counters.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION


The Am2502, Am2503 and Am2504 are 8-bit and 12-bit TTL Successive Approximation Registers. The registers contain all the digital control and storage necessary for successive approximation analog-to-digital conversion. They can also be used in digital systems as the control and storage element in recursive digital routines.

The registers consist of a set of mester latches that act as the control elements in the device and change state when the input clock is "LOW, and a set of slave latches that hold the register data and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the Am2502 and Am2504 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration.

The register is reset by holding the \overline{S} (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to the state $O_7(11)$ LOW, (Note 2) and all the remaining register outputs HIGH. The \overline{CC} (Conversion Complete) signal is also set HIGH at this time. The \overline{S} signal should not be brought back HIGH until after the


clock LOW-to-HIGH transition in order to guarantee correct resetting. After the clock has gone HIGH resetting the register, the \overline{S} signal is removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the $Q_7(11)$ register bit and the $Q_6(10)$ register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the $Q_6(10)$ register bit and $Q_6(9)$ is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into Q_0 , the \overline{CC} signal goes LOW, and the register is inhibited from forther change until reset by a Start signal.


In order to allow complementary conversion the complementary output of the most significant register bit is made available. An active LOW enable input, E, on the Am2503 and Am2504 allows devices to be connected together to form a longer register by connecting the clock, D, and \$\overline{S}\$ inputs together and connecting the \$\overline{\text{CC}}\$ output of one device to the \$\overline{E}\$ input of the next less significant device. When the Start signal resets the register, the \$\overline{E}\$ signal goes HIGH, forcing the \$\overline{Q}_7(11)\$ bit HIGH and inhibiting the device from accepting data until the previous device is full and its \$\overline{\text{CC}}\$ goes LOW. If only one device is used the \$\overline{E}\$ input should be held at a LOW logic level (Ground). If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the \$\overline{\text{CC}}\$ signal to indicate the end of conversion.



Notes: 1. Cell logic is repeated for register stages. Q5 to Q1 Am2502/3, Q9 to Q1 Am2504.

2. Numbers in parentheses are for Am2504.





MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential Continuous	-0.5 V to +7 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V _{CC} max
DC Input Voltage	-0.5 V to +5.5 V
Output Current, Into Outputs	30 mA
DC Input Current	-30 mA to +5.0 mA


ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am2502XC Am2502XM	Am2503XC Am2504XC Am2503XM Am2504XM	T _A = 0°C to +' T _A = -55°C to	75°C o +125°C	V _{CC} = 5.0V ±	:5% :10%				
Parameters	Description	Test (Conditions		Min.	Typ. (Note 1)	Max.	Units	
v _{OH}	Output HIGH Voltage	V _{CC} = MIN., I _C		mA	2.4	3.6		Volts	
VOL	Output LOW Voltage (Note 2)	V _{CC} = MIN., I _{OL} = 9.6mA V _{IN} = V _{IH} or V _{IL}				0.2	0.4	Volts	
V _{IH}	Input HIGH Level	Guaranteed ing voltage for all i		IGH	2.0			Volts	
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts		
Unit Load	Unit Load	V _{CC} = MAX., V _{IN} = 0.4V CP		CP, D, S		-1.0	-1.6		
IIL	Input LOW Current			Ē		-1.5	-2.4	mA	
	Unit Load	CP, D				6.0	40		
I _{IH}	Input HIGH Current	ACC - MINY.	V _{CC} = MAX., V _{IN} = 2.4V E, S			12.0	80	μА	
	Input HIGH Current	VCC = MAX.,	V _{IN} = 5.5V				1.0	mA	
¹ sc	Output Short Circuit Current	VCC = MAX.,	V _{OUT} = 0.0	v	-10	-25	-45	mA	
			4-2502	XM	<u> </u>	65	85		
		1	Am2502	xc		65	95	mA	
	Bassas Supply Courses	V -444	A0500	XM		60	80		
'cc	Power Supply Current	V _{CC} = MAX.	Am2503	XC		60	90	mA	
			Am2504	XM		90	110		
1	<u> </u>	Am2504		XC		90	124	† mA	

Switching Characteristics (T_A = 25 $^{\circ}$ C, V_{CC} = 5.0V, C_L = 15pF)

Parameters	Description	Min.	Typ.	Max.	Units	
tpd+	Turn Off Delay CP to Output HIGH (except Q ₁₁ , Q ₁₁)	10	29	45	ns
t _{pd+}	Turn Off Delay CP to Q11 or Q11 HIG	3H	10	35	50	ns
t _{pd}	Turn On Delay CP to Output LOW	10	27	40	ns	
t _s (D)	Set-up Time Data Input	-10	4.0	10	ns	
t _s (S)	Set-up Time Start Input		0	9.0	16	ns
t _{pd+} (E)	Turn Off Delay E to Q7(11) HIGH	(Am2503/Am2504)		15	23	ns
t _{pd} _(E)	Turn On Delay E to Q7(11) LOW	Cp=H,S=L		20	30	ns
tpwL(CP)	Minimum LOW Clock Pulse Width	·		28	46	ns
t _{pwH} (CP)	Minimum HIGH Clock Pulse Width			12	20	ns
f _{max} ,	Maximum Clock Frequency		15	25		MHz

Notes: 1. Typical Limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
2. V_{OL}(MAX.) = 0.4V with total device fanout of less than 50 TTL Unit Loads (80mA). Otherwise, V_{OL}(MAX.) = 0.45V.



DEFINITION OF TERMS

SUBSCRIPT TERMS:

H HIGH, applying to a HIGH logic level or when used with V_{CC} to indicate high V_{CC} value.

f Input

L LOW, applying to LOW logic level or when used with V_{CC} to indicate low V_{CC} value.

O Output

FUNCTIONAL TERMS:

Fan-Out The logic HIGH or LOW output drive capability in terms of Input Unit Loads.

Input Unit Load One T^2 L gate input load. In the HIGH state it is equal to I_{IH} and in the LOW state it is equal to I_{IL} .

CP The clock input of the register.

CC The conversion complete output. This output remains HIGH during a conversion and goes LOW when a conversion is complete.

D The serial data input of the register.

 $\overline{\mathbf{E}}$ The register enable. This input is used to expand the length of the register and when HIGH forces the $\Omega_7(11)$ register output HIGH and inhibits conversion. When not used for expansion the enable is held at a LOW logic level (Ground).

Q₇(11) The true output of the MSB of the register.

 $\overline{\mathbf{Q}}_{7}$ (11) The complement output of the MSB of the register.

 $Q_i i = 7(11)$ to 0 The outputs of the register.

 \overline{S} The start input. If the start input is held LOW for at least a clock period the register will be reset to $Q_7(11)$ LOW and all the remaining outputs HIGH. A start pulse that is LOW for a shorter period of time can be used if it meets the set-up time requirements of the \overline{S} input.

DO The serial data output. (The D input delayed one bit).

OPERATIONAL TERMS:

IIL Forward input load current.

IOH Output HIGH current, forced out of output VOH test.

IoL Output LOW current, forced into the output in Vol test.

Iii Reverse input load current.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device.

VIH Minimum logic HIGH input voltage.

VIL Maximum logic LOW input voltage.

 V_{OH} Minimum logic HIGH output voltage with output HIGH current I_{OH} flowing out of output.

 V_{OL} Maximum logic LOW output voltage with output LOW current I_{OL} flowing into output.

SWITCHING TERMS: (Measured at the 1.5V logic level).

tpd— The propagation delay from the clock signal LOW-HIGH transition to an output signal HIGH-LOW transition.

t_{pd+} The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition.

 t_{pd} (E) The propagation delay from the Enable signal HJGH-LOW transition to the $Q_7(11)$ output signal HIGH-LOW transition

 $t_{pd+}(\vec{E})$ The propagation delay from the Enable signal LOW-HIGH transition to $Q_7(11)$ output signal LOW-HIGH transition.

 $t_s(D)$ Set-up time required for the logic level to be present at the data input prior to the clock transition from LOW to HIGH in order for the register to respond. The data input should remain steady between t_s max, and t_s min, before the clock.

 $\mathbf{t}_{\mathbf{v}}(\overline{\mathbf{s}})$ Set-up time required for a LOW level to be present at the $\overline{\mathbf{s}}$ input prior to the clock transition from LOW to HIGH in order for the register to be reset, or time required for a HIGH level to be present on S before the HIGH to LOW clock transition to prevent resetting.

t_{pw}(CP) The minimum clock pulse width (LOW or HIGH) required for proper register operation.

Am2502/3 TRUTH TARLE

Time	In	pu	ts					Out	puts				
tn	D	Ī	Ē	Do	α ₇	06	Q ₅	04	α3	Q_2	01	α_0	cc
0	x	L	L	X	×	X	X	X	х	x	Х	X	X
1	D ₇	Н	L	X	L	н	н	Н	Н	н	Н	н	Н
2	D ₆	Н	L	D7	D7	L	Н	н	Н	н	Н	н	Н
3	05	Н	L	D ₆	D ₇	06	L	H	Н	Н	Н	Н	Н
4	D ₄	Н	L	05	D ₇	D ₆	05	L	н	н	Н	Н	Н
5	۵3	Н	L	D ₄	D ₇	D ₆	D ₅	D_4	L	н	Н	Н	Н
6	D ₂	Н	L	D3	D ₇	D ₆	05	D ₄	D3	L	Н	Н	Н
7	D ₁	Н	L	D ₂	D ₇	D ₆	D ₅	D ₄	D3	D_2	L	Н	Н
8	00	Н	L	D ₁	D7	D ₆	05	04	D ₃	02	D ₁	L	Н
9	x	Н	L	Do	D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	Do	L
10	×	×	L	X		_		04	D ₃	D ₂	D ₁	D ₀	L


NO NO NO NO NO NO NO


H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
NC = No Chance

Note: Truth Table for Am2504 is extended to include 12 outputs.

USER NOTES FOR A/D CONVERSION

- 1. The register can be used with either current switches that require a low voltage level to turn the switch on, or current switches that require a high voltage level to turn the current switch on. If current switches are used which turn on with a low logic level the resulting digital output from the register is active LOW. That is, a logic "1" is represented as a low voltage level. If current switches are used that turn on with a high logic level then the digital output is active HIGH; a logic "1" is represented as a high voltage level.
- For a maximum digital error of ±½LSB the comparator must be biased. If current switches that require a high voltage level to turn on are used, the comparator should be biased ±½LSB and if the current switches require a high logic level to turn on then the comparator must be biased ±½LSB.
- The register, by suitable selection of resistor ladder network, can be used to perform either binary or BCD conversion. Additional data input gating should be used to eliminate the possibility of false BCD codes.
- 4. The register can be used to perform 2's complement conversion by offsetting the comparator ½ full range +½ LSB and using the complement of the MSB Q₇ (Q₁₁) as the sign bit.
- If the register is truncated and operated in the continuous conversion mode a lock-up condition may occur on poweron. This situation can be overcome by making the START input the OR function of CC and the appropriate register output.





Am2502/3 LOADING RULES (IN UNIT LOADS) Input Fanout						
Input/O	utput	Pin No.'s		Load HIGH	Output HIGH	
Ē	(2503)	1	1.5	2		_
DO	(2502)	1	_		12	6
CC		2		_	12	6
o ₀		3			12	6
Q ₁		4			12	6
02		5		-	12	6
03		6			12	6
D		7	1	1		
GNI)	8				
СР		9	1	1		
S		10	1	2		_
04		11	_	_	12	6
Q		12			12	6
$\sigma_{\rm e}$		13			12	6
Q ₇		14	_	_	12	6
07		15	_		12	6
Vcc		16	_		_	

MSI INTERFACING RULES

Interfacing Digital Family	Equivalent Input Unit Load HIGH LOW		
Advanced Micro Devices 9300/2500 Series	s 1	1	
FSC Series 9300	1	1	
Advanced Micro Devices 54/7400	1	1_	
T1 Series 54/7400	1	1	
Signetics Series 8200	2	2	
National Series DM 75/85	1	1	
DTL Series 930	12	1	

Am2504 L	Am2504 LOADING RULES (IN UNIT LOADS)						
			put		nout		
Input/Output	Pin No.'s	LOW	Load HIGH	Output	Output LOW		
Ē	1	1.5	2	_			
DO	2			12	6		
CC	3		_	12	6		
O ₀	4	-	_	12	6		
Q,	5		_	12	6		
<u>a</u> ,	6	-	-	12	6		
α_3	7		-	12	6		
Q_A	8	-	_	12	6		
O ₅	9		_	12	6		
NC	10						
D	11	1_	1				
GND	12	-					
СР	13	1	11				
S	14	1	2				
NC	15						
O ₆	16	-	-	12	6		
Q_7	17	_	_	12	6		
o_8	18	_		12	6		
a_{g}	19		_	12	6		
α ₁₀	20			12	6		
Q ₁₁	21		_	12	6		
NC	22			_			
Q ₁₁	23		-	12	6		


A Standard TTL Unit Load is defined as 40µA measured at 2.4V HIGH and -1.6mA measured at 0.4V LOW.

NC = No Connection

Vcc


INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW & HIGH MINIMUM LOGIC "HIGH" OUTPUT VOLTAGE OUTPUT/INPUT VOLTAGE LEVELS - VOLTS 2.6 2.4 2.2 VIH2 2.0 MINIMUM LOGIC "RIGH" INPUT VOLTAGE VIL2 0.8 AXIMUM LOGIC 'LOW" OUTPUT VOLTAGE MAXIMUM LOGIC "LOW" INPUT VOLTAGE 0.6 0.4 0.2 0.0 DRIVING DEVICE DRIVEN DEVICE DRIVING DEVICE DRIVEN



Current Interface Conditions — HIGH OUTPUT DRIVING ORIVEN HIGH ON ON ON OFF GND = OFF


Am2502/3/4 APPLICATION Continuous Conversion Analog-to-Digital Converter



This shows how the Am2502/3/4 registers are used with a Digital-to-Analog converter and a comparator to form a very high-speed continuous conversion Analog-to-Digital converter. Conversion time is limited mainly by the speed of the D/A converter and comparator with typical conversion rates of 100,000 conversions per second.

LIC-233

Metallization and Pad Layout



Am25L02/25L03/25L04

Low-Power, Eight-Bit/Twelve-Bit Successive Approximation Registers

Distinctive Characteristics

- Contains all the storage and control for successive approximation A-to-D converters.
- Can be operated in START-STOP or continuous conversion mode.
- 100% reliability assurance testing in compliance with MIL-STD-883.
- Can be used as serial-to-parallel converter or ring counters.

FUNCTIONAL DESCRIPTION

The Am25L02, Am25L03 and Am25L04 are 8-bit and 12-bit TTL Successive Approximation Registers. The registers contain all the digital control and storage necessary for successive approximation analog-to-digital conversion. They can also be used in digital systems as the control and storage element in recursive digital routines.


The registers consist of a set of master latches that act as the control elements in the device and change state when the input clock is LOW, and a set of slave latches that hold the register date and change on the input clock LOW-to-HIGH transition. Externally the device acts as a special purpose serial-to-parallel converter that accepts data at the D input of the register and sends the date to the appropriate slave latch to appear at the register output and the DO output on the Am25L02 and Am25L04 when the clock goes from LOW-to-HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time that data enters the register bit the next less significant bit is set to a LOW ready for the next iteration.

The register is reset by holding the \widehat{S} (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to the state Q₇(11) LOW, (Note 2) and all the remaining register outputs HIGH. The \widehat{CC} (Conversion Complete) signal is also set HIGH at this time. The \widehat{S} signal should not be brought back HIGH until after the clock LOW-to-HIGH transition in order to guarantee correct resetting.

After the clock has gone HIGH resetting the register, the \overline{S} signal is removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the Q₇(11) register bit and the Q₆(10) register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the Q₆(10) register bit and Q₅(9) is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into Q₀, the \overline{CC} signal goes LOW, and the register is inhibited from further change until reset by a Start signal.

In order to allow complementary conversion the complementary output of the most significant register bit is made available. An active LOW enable input, \overline{E} , on the Am25L03 and Am25L04 allows devices to be connected together to form a longer register by connecting the clock, D, and \overline{S} inputs together and connecting the \overline{CC} output of one device to the \overline{E} input of the next less significant device. When the Start signal resets the register, the E signal goes HIGH, forcing the $Q_7(11)$ bit HIGH and inhibiting the device from accepting data until the previous device is full and its \overline{CC} goes LOW. If only one device is used the \overline{E} input should be held at a LOW logic level (Ground). For continuous conversion the \overline{CC} output is connected to the \overline{S} input so that the device automatically restarts at the end of a conversion. If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the \overline{CC} signal to indicate the end of conversion.


LOGIC DIAGRAMS



Notes: 1. Cell logic is repeated for register stages. Q5 to Q1 Am25L02/3, Q9 to Q1 Am25L04.

2. Numbers in parentheses are for Am25L04.

LIC-234



MAXIMUM RATINGS (Above which the useful life may be impaired)

Am25L04XC

Am25L02XC

Am25L03XC

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs for High Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +5.5V
Output Current, Into Outputs	30mA
DC Input Current	-30mA to +5 0mA

Vcc = 5.0V ±5%

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted) T . = 0°C to +75°C

Am25L02XM	Am25L03XM Am25L04X	M TA = -55°	C to +125°C	v _{CC}	= 5.0V ±10%				
Parameters	Description	Test C	onditions		Min.	Typ. (Note 1)	Max.	Units	
v _{он}	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -0.4mA V _{IN} = V _{IH} or V _{IL}		2.4	3.6		Volts		
V _{OL}	Output LOW Voltage (Note 2)	V _{CC} = MIN., I _{OL} = 4.92mA V _{IN} = V _{IH} or V _{IL}				0.15	0.3	Volts	
ViH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts	
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs					0.7	Volts	
IIL	III Input LOW Current		VCC = MAX., VIN = 0.3V CP,D,S			-0.25	-0.4	mA	
-	Input 2014 Culterit	E E		Œ		-0.4	-0.6	""	
	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.4V CP, D E, S			2.0	20	ДA		
чн	Important durant			Ē, S		4.0	40	<u> </u>	
	Input HIGH Current	VCC = MAX., V	VIN = 5.5V				1.0	mA	
Isc	Output Short Circuit Current	VCC = MAX.,	V _{OUT} = 0.0	v	4.0	15	35	mA	
			4051.00	XM		25	33		
	1		Am25L02	хс		25	35	mA	
•				XM		22	31		
'cc	Power Supply Current	V _{CC} = MAX.	Am25L03	хс		22	33	mA	
				XM		30	42		
			Am25L04	хс		30	45	mA	

Votes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

Switching Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = 5.0V$, $C_L = 15pF$)

arameters	Description		Min.	Тур.	Max.	Units
tpd+	Turn Off Delay CP to Output HIGH	(except Q ₁₁ , Q ₁₁)	20	75	110	ns
tpd+	Turn Off Delay CP to Q11 or Q11 HI	GH	30	100	140	ns
^t pd-	Turn On Delay CP to Output LOW		20	75	100	ns
t ₅ (D)	Set-up Time Data Input	15	8.0	20	ns	
t _s (S)	Set-up Time Start Input		0	20	25	ns
t _{pd+} (E)	Turn Off Delay E to Q7(11) HIGH	(Am25L03/Am25L04)		50	75	ns
tpd_(E)	Turn On Delay E to Q7(11) LQW	Cp = H, S = L		60	75	ns
tpwL(CP)	Minimum LOW Clock Pulse Width	1		100	150	ns
tpwH(CP)	Minimum HIGH Clock Pulse Width			70	100	ns
f _{max} .	Maximum Clock Frequency		3.5	5.0		MHz

^{2.} VOL(MAX) = 0.3V with total device fanout of less than 90 Low Power TTL Unit Loads (36mA), otherwise, VOL(MAX) = 0.35V.

Am25L02/3 TRUTH TABLE

Time	ln	pu	ts					Out	puts				
tn	D	\$	Ē	D ₀	Q ₇	a 6	Q ₅	Q ₄	α_3	a ₂	Q ₁	Q 0	СС
0	х	L	L	х	x	x	х	х	х	x	X	x	x
1	D7	Н	L	×	L	н	н	н	н	н	н	н	н
2	D ₆	Н	L	D ₇	D7	L	н	н	н	н	н	н	Н
3	05	н	L	De	D ₇	D_6	L	н	н	н	Н	н	н
4	D ₄	н	L	D ₅	D ₇	D ₆	05	L	н	н	н	н	н
5	D3	н	L				Ds		L	н	н	н	н
6	D_2	Н	L			-	Ds		D_3	L	Н	н	н
7	D ₁	н	L	D ₂	D ₇	D ₆	D ₅	D ₄	D3	D_2	L	н	н
8	Do	н	L	D ₁	D ₇	D ₆	D ₅	D ₄	D ₃	02	D ₁	L	н
9	x	н	L	Do	D ₇		D ₅					D ₀	L
10	X	x	L	x	D ₇		D ₅	D ₄	D3	D ₂	D ₁	D ₀	L
	x	×	н	×	н	NC	NC	NC	NC	NC	NC	NC	NC

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care


NC = No Change


Note: Truth Table for Am25L04 is extended to include 12 outputs.


USER NOTES FOR A/D CONVERSION

- 1. The register can be used with either current switches that require a low voltage level to turn the switch on, or current switches that require a high voltage level to turn the current switch on. If current switches are used which turn on with a low logic level the resulting digital output from the register is active LOW. That is, a logic "1" is represented as a low voltage level. If current switches are used that turn on with a high logic level then the digital output is active HIGH; a logic "1" is represented as a high voltage level.
- For a maximum digital error of ±½LSB the comparator must be biased. If current switches that require a low voltage level to turn on are used, the comparator should be biased +½LSB and if the current switches require a high logic level to turn on then the comparator must be biased -½LSB.
- The register, by suitable selection of resistor ladder network, can be used to perform either binary or BCD conversion.
- The register can be used to perform 2's complement conversion by offsetting the comparator ½ full range +½ LSB and using the complement of the MSB Q₇ (11) as the sign bit.
- If the register is truncated and operated in the continuous conversion mode a lock-up condition may occur on power-on. This situation can be overcome by making the START input the OR function of CC and the appropriate register output.


SWITCHING TIME WAVEFORMS








Am25L02/3/4 APPLICATION Continuous Conversion Analog-to-Digital Converter



LIC-242

This shows how the Am25L02/3/4 registers are used with a Digital-to-Analog converter and a comparator to form a very high-speed continuous conversion Analog-to-Digital converter. Conversion time is limited mainly by the speed of the D/A converter and comparator with typical conversion rates of 300,000 conversions per second. The comparator can be the Am111 precision comparator, or Am106 high-speed comparator.



Distinctive Characteristics

- Tested to μ-255 companding law
- Absolute accuracy specified includes all errors over temperature range
- Settling time 300ns typical
- Ideal for multiplexed PCM, audio, and 8-bit μ-P systems
- Output dynamic range of 72 dB
- 12-bit accuracy and resolution around zero

- Sign plus 12-bit range with sign plus 7-bit coding
- Improved pin-for-pin replacement for DAC-76
- Microprocessor controlled operations
- Multiplying operation
- Negligible output noise
- Monotonicity guaranteed over entire dynamic range
- Wide output voltage compliance
- Low power consumption

GENERAL DESCRIPTION


The Am6070 monolithic companding D/A converter achieves a 72dB dynamic range which is equivalent to that achieved by a 12-bit converter.

The transfer function of the Am6070 complies with the Bell system μ -255 companding law, and consists of 15 linear segments or chords. A particular chord is identified with the sign bit input, (SB) and three chord select input bits. Each chord contains 16 uniformly spaced linear steps which are

determined by four step select input bits. Accuracy and monotonicity are assured by the internal circuit design and are guaranteed over the full temperature range.

Applications for the Am6070 include digital audio recording, servo-motor controls, electromechanical positioning, voice synthesis, secure communications, microprocessor controlled sound and voice systems, log sweep generators and various data acquisition systems.

CONNECTION DIAGRAM Am6070




Top View
Pin 1 is marked for orientation.

LIC-244

ORDERING INFORMATION

Part Number	Temperature	Accuracy		
Am6070ADM	-55°C to +125°C	±1/2 step		
Am6070DM	-55°C to +125°C	±1 step		
Am6070ADC	0°C to +70°C	±1/2 step		
Am6070DC	0°C to +70°C	±1 step		

SIMPLIFIED CONVERSION TRANSFER FUNCTIONS



MAXIMUM RATINGS above which useful life may be impaired

V+ Supply to V— Supply	36V	Operating Temperature	
V _{LC} Swing	V- plus 8V to V+	MIL Grade	-55°C to +125°C
Output Voltage Swing	V-plus 8V to V-plus 36V	COM'L Grade	0°C to +70°C
Reference Inputs	V- to V+	Storage Temperature	-65°C to +150°C
Reference Input Differential Vo	ltage ±18V	Power Dissipation T _A ≤ 100°C	500mW
Reference Input Current	1.25mA	For TA > 100°C derate at	10mW/°C
Logic Inputs	V- plus 8V to V- plus 36V	Lead Soldering Temperature	300°C (60 sec)

GUARANTEED FUNCTIONAL SPECIFICATIONS

Resolution	±128 Steps
Monotonicity	For both groups of 128 steps and over full operating temperature range
Dynamic Range	72 dB, (20 log (17, 15/l0, 1))

ELECTRICAL CHARACTERISTICS

These specifications apply for V+ = +15V, V- = -15V, I_{REF} = 528μ A, 0°C \leq T_A \leq +70°C, for the commercial grade, -55°C \leq T_A \leq +125C, for the military grade, and for all 4 outputs unless otherwise specified.

Am6070ADM

Am6070ADC

1230, 131 410	in the mintary grade, and for an 4 outputs unless otherwise specified.				16070A 16070A		Am6070DM Am6070DC				
arameter	Descrip	tion	Test Cond	litions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t _s	Settling Time		To within ±1/2 step a output switched fro I _{ZS} to I _{FS}			300	500		300	500	ns
	Chord Endpoint Ac	curacy			1		±1/2			±1	Step
	Step Nonlinearity		Guaranteed by output				±1/2			±1	Step
JFS(D)	Full Scale Current I	Deviation	below.	current error specified below.			±1/2			±1	
¹ FS(E)	From Ideal						±1/2			±1	
Δl _O	Output Current Erro	or	V _{REF} = 10.000V R _{REF+} = 18.94kΩ R _{REF-} = 20kΩ -5.0V ≤ V _{OUT} ≤ +18V Error referred to nominal values in Table 1.				±1/2			±1	Step
l _{O(+)} -l _{O(-)}	Full Scale Symmet	ry Error	VREF = 10.000V RREF+ = 18.94kΩ RREF = 20kΩ -5.0V ≤ V _{OUT} ≤ +18V Error referred to nominal values in Table 1			1/40	1/8 1/8		1/20 1/20	1/4	Step Step
I _{EN}	Encode Current	-	Additional output Encode/Decode = 1	3/8	1/2	5/8	1/4	1/2	3/4	Step	
lzs	Zero Scale Current		Measured at selected with 000 0000 input	output		1/40	1/4		1/20	1/2	Step
ΔtFS	Full Scale Drift		Operating temperature	e range		±1/20	±1/4		±1/10	±1/2	Step
Voc	Output Voltage Cor	mpliance	Full scale current change		-5.0		+18	-5.0		+18	Volts
lois	Disable Current		Output leakage Output disabled by Ei	D and SB		5.0	50		5.0	50	nΑ
FSR	Output Current Ran	ge			0	2.0	4.2	0	2.0	4.2	mA
VIL	Logic Input Levels	Logic "0"	V _{LC} = 0V				0.8			8.0	14-10-
VIH	Logic input Levers	Logic "1"	AFC = OA		2.0			2.0			Volts
IIN	Logic Input Current		$V_{IN} = -5.0V \text{ to } +18V$				40			40	μΑ
VIS	Logic Input Swing		V- = -15V		-5.0		+18	-5.0		+18	Volts
B REF-	Reference Bias Curi	rent				-1.0	-4.0		-1.0	-4.0	μΑ
di/dt	Reference Input Sle	w Rate	- 		0.12	0.25		0.12	0.25		mA/μs
PSSI _{FS+} PSSI _{FS-}	Power Supply Sens Over Supply Range to Characteristic Cu	(Refer	V+ = 4.5 to 18V, V- = -15V V- = 10.8 + -18V, V+ = 15V		±1/20 ±1/10	±1/2 ±1/2		±1/20 ±1/10	±1/2 ±1/2		Step Step
I+	Power Supply Curre	ant I	V+ = +5.0 to +15V, V	'- = -15V		2.7	4.0		2.7	4.0	
1-	- Ower Supply Curre	311L	I _{FS} = 2.0mA			-6.7	-8.8)	-6.7	-8.8	mA
PD	Power Dissipation		$V = -15V, V_{OUT} = 0$	V+ = 5.0V		114	152		114	152	
ا "	· Otto Dissipation	ł	I _{FS} = 2.0mA	V+ = +15V	{	141	192		141	192	mW

ELECTRICAL CHARACTERISTICS (Cont.)

TABLE 1 NOMINAL DECODER OUTPUT CURRENT LEVELS IN μA

	CHORD										
STEP	0	1	2	3	4	5	6	7			
0	.000	8.250	24.750	57.750	123.75	255.75	519.75	1047.75			
1	.500	9.250	26.750	61.750	131.75	271.75	551.75	1111.75			
2	1.000	10.250	28.750	65.750	139.75	287.75	583.75	1175.75			
3	1.500	11.250	30.750	69.750	147.75	303.75	615.75	1239.75			
4	2.000	12.250	32.750	73.750	155.75	319.75	647.75	1303.75			
5	2.500	13.250	34.750	77.750	163.75	335.75	679.75	1367.75			
6	3.000	14.250	36.760	81.750	171.75	351.75	711.75	1431.75			
7	3.500	15.250	38,750	85.750	179.75	367.75	743.75	1495.75			
8	4.000	16.250	40.750	89.750	187.75	383.75	775.75	1559.75			
9	4.500	17.250	42.750	93.750	195.75	399.75	807.75	1623.75			
10	5.000	18.250	44.750	97.750	203.75	415.75	839.75	1687.75			
11	5.500	19.250	46.750	101.750	211.75	431.75	871.75	1751.75			
12	6.000	20.250	48.750	105.750	219.75	447.75	903.75	1815.75			
13	6.500	21.250	50.760	109.750	227.75	463.75	935.75	1879.75			
14	7.000	22.250	52.750	113.750	235.75	479.75	967.75	1943.75			
15	7.500	23.250	54.750	117.750	243.75	495.75	999.75	2007.75			
STEP SIZE	.5	1	2	4	8	16	32	64			

TABLE 2
IDEAL DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM FULL SCALE

		CHORD									
STEP	0	1	2	3	4	5	6	7			
0	-	-47.73	-38.18	-30.82	-24.20	-17.90	-11.74	-5.65			
1	-72.07	-46.73	-37.51	-30.24	-23.66	~17.37	-11.22	~5.13			
2	-66.05	-45.84	-36.88	-29.70	-23.15	~16.87	-10.73	-4.65			
3	-62.53	-45.03	-36.30	-29.18	-22.66	-16.40	-10.27	-4.19			
4	-60.03	-44.29	-35.75	-28.70	-22.21	~15.96	-9.83	~3.75			
5	-58.10	-43.61	-35.24	-28.24	-21.77	-15.53	-9.41	-3.33			
6	-56.51	-42.98	-34.75	-27.80	-21.36	-15.13	-9.01	-2.94			
7	-55.17	-42.39	-34.29	-27.39	-20.96	-14.74	-8.63	-2.56			
8	-54.01	-41.84	-33.85	-26.99	-20.58	~14.37	-8.26	~2.19			
9	-52.99	-41.32	-33.44	-26.61	~20.22	-14.02	-7.91	-1.84			
10	-52.07	-40.83	-33.04	-26.25	-19.87	~13.68	-7.57	-1.51			
11	-51.25	-40.37	-32.66	-25.90	-19.54	-13.35	-7.25	-1.18			
12	-50.49	-39.93	-32.29	-25.57	-19.22	-13.03	-6.93	-0.87			
13	-49.80	-39.51	-31.95	-25.25	-18.91	-12.73	-6.63	~0.57			
14	-49.15	-39.11	-31.61	-24.94	-18.61	-12.43	-6.34	-0.28			
15	-48.55	-38.73	-31.29	-24.63	-18.32	-12.15	-6.06	0.00			

THEORY OF OPERATION

Functional Description

The Am6070 is an 8-bit, nonlinear, digital-to-analog converter with high impedance current outputs. The output current value is proportional to the product of the digital inputs and the input reference current. The full scale output current, $I_{\rm FS}$, is specified by the input binary code 111 1111, and is a linear function of the reference current, $I_{\rm REF}$. There are two operating modes, encode and decode, which are controlled by the Encode/Decode, (E/D), input signal. A logic 1 applied to the E/D input places the Am6072 in the encode mode and current will flow into the $I_{\rm OE(+)}$ or $I_{\rm OE(-)}$ output, depending on the state of the Sign Bit (SB) input. A logic 0 at the E/D input places the Am6070 in the decode mode.

The transfer characteristic is a piece-wise linear approximation to the Bell System μ -225 logarithmic law which can be written as follows:

$$Y = 0.18 \ln (1 + \mu |X|) \text{ sgn}(X)$$

where: X = analog signal level normalized to unity (encoder input or decoder output)

Y = digital signal level normalized to unity (encoder output or decoder input)

 $\mu = 255$


The current flows from the external circuit into one of four possible analog outputs determined by the SB and $E\overline{D}$ inputs. The output current transfer function can be represented by a total of 16 segments or chords addressable through the SB input and three chord select bits. Each chord can be further divided into 16 steps, all of the same size. The step size changes from one chord to another, with the smallest step of 0.5μ A found in the first chord near zero output current, and the largest step of 64μ A found in the last chord near full scale output current. This nonlinear feature provides exceptional accuracy for small signal levels near zero output current. The accuracy for signal amplitudes corresponding to chord 0 is equivalent to that of a 12-bit linear, binary D/A converter. However, the ratio (in dB) between the chord

endpoint current, (Step 15), and the current which corresponds to the preceding step, (Step 14), is maintained at about 0.3dB over most of the dynamic range. The difference between the ratios of full scale current to chord endpoint currents of adjacent chords is similarly maintained at approximately 6dB over most of the dynamic range. Resulting signal-to-quantizing distortions due to non-uniform quantizing levels maintain an acceptably low value over a 40dB range of input speech signals. Note that the 72dB output dynamic range for the Am6070 corresponds to the dynamic range of a sign plus 12-bit linear, binary D/A converter.

In order to achieve a smoother transition between adjacent chords, the step size between these chord end points is equal to 1.5 times the step size of the lower chord. Monotonic operation is guaranteed by the internal device design over the entire output dynamic range by specifying and maintaining the chord end points and step size deviations within the allowable limits.


Operating Modes

The basic converter function is conversion of digital input data into a corresponding analog current signal, i.e., the basic function is digital-to-analog decoding. The basic decoder connection for a sign plus 7-bit input configuration is shown in Figure 1. The corresponding dynamic range is 72dB, and input-output characteristics conform to the standard decoder transfer function with output current values specified in Table 1. The E/D input enables switching between the encode, $I_{OE(+)}$ or $I_{OE(-)}$, and the decode, $I_{OD(+)}$ or IOD(-), outputs. A typical encode/decode test circuit is shown in Figure 2. This circuit is used for output current measurements. When the E/D input is high, (a logic 1), the converter will assume the encode operating mode and the output current will flow into one of the IOE outputs (as determined by the SB input). When operating in the encode mode as shown in Figure 3, an offset current equal to a half step in each chord is required to obtain the correct encoder transfer characteristic. Since the size of this step varies from one chord to another, it cannot easily be added externally. As indicated in the block diagram this required half step of encode current,



	E/D	SB	81	82	В3	84	85	Be	87	Eo
POSITIVE FULL SCALE	0	1	7	1	1	1	ī	1	1	5.019V
(+) ZERO SCALE +1 STEP	•	1	0	0	0	0	0	0	1	0.0012V
(+) ZERO SCALE	0	1	0	0	0	0	0	•	0	ÖV
(-) ZERO SCALE	0	0	0	0	0	6	0	0	0	6V
(-) ZERO SCALE +1 STEP	0	0	0	0	0	0	0	0	T-	-0.0012V
NEGATIVE FULL SCALE	0	0	1	1	1	1	1	1	1	-5.019V

Figure 1. Detailed Decoder Connections.



TEST GROUP	E/D	SB	OUTPUT MEASUREMENT				
1	1	1	IOE (+)	(E ₀₁ /R ₁)			
2	1	0	IOE (-)	(E01/R2)			
3	0	1	100 (+)	(E ₀₂ /R ₃)			
4	0	0	100 (-)	(E02/R4)			

Figure 2. Output Current DC Test Circuit.

 I_{EN} , is automatically added to the I_{OE} output through the internal chip design. This additional current will, for example, make the ideal full scale current in the encode mode larger than the same current in the decode mode by $32\mu A$. Similarly, the current levels in the first chord near the origin will be offset by $0.25\mu A$, which will bring the ideal encode current value for step 0 on chord 0 to $\pm 0.25\mu A$ with respect to the corresponding decode current value of $0.0\mu A$. This additional encode half step of current can be used for extension of the output dynamic range from 72dB to 78dB, when the converter is performing only the decode function. The corresponding decoder connection utilizes the $E\overline{D}$ input as a ninth digital input and has the outputs $I_{OD(+)}$ and $I_{OE(+)}$ and $I_{OE(+)}$ and $I_{OE(+)}$ and $I_{OE(-)}$ tied together, respectively.

When encoding or compression of an analog signal is required, the Am6070 can be used together with a Successive Approximation Register (SAR), comparator, and additional SSI logic elements to perform the A/D data conversion, as shown in Figure 3. The encoder transfer function, shown on page 1, characterizes this A/D converter system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input value. When the proper Start, S, and Conversion Complete, CC, signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the log outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with the ground applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the second input to the same exclusive-or gate is held at a logic 0 level by the additional successive approximation logic shown in Figure 3. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.

The second clock pulse changes the $E\overline{D}$ input back to a logic 1 level because the \overline{CC} signal changed. It also clocks the D


input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Am6070. Depending upon the SB input level, current will flow into the $I_{OE(+)}$ or $I_{OE(-)}$ output of the Am6070.

Nine total clock pulses are required to obtain a digital binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting Am6070 analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the analog signals at the AID system input are usually prevented by using sample and hold circuitry.

Additional Considerations and Recommendations

In Figure 1, an optional operational amplifier converts the Am6070 output current to a bipolar voltage output. When the SB input is a logic 1, sink current appears at the amplifier's negative input, and the amplifier acts as a current to voltage converter, yielding a positive voltage output. With the SB value at a logic 0, sink current appears at the amplifier's positive input. The amplifier behaves as a voltage follower, and the true current outputs will swing below ground with essentially no change in output current. The SB input steers current into the appropriate (+) or (-) output of the Am6070. The resulting operational amplifier's output in Figure 1 should ideally be symmetrical with resistors R1 and R2 matched.

In Figure 2, two operational amplifiers measure the currents of each of the four Am6070 analog outputs. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately $2\mu A$ at full scale). The input offset currents of the A1 and A2 devices also increase output measurement error and this error is most significant near zero scale. The Am101A and 308 devices, for example, may be used for A1 and A2 since their maximum offset currents, which would add directly to the measurement error, are only 10nA and 1nA, respectively. The input offset voltages of the A1 and A2 devices, with output resistor values of



 $2.5k\Omega$, also contribute to the output measurement error by a factor of 400nA for every mV of offset at the A1 and A2 outputs. Therefore, to minimize error, the offset voltages of A1 and A2 should be nulled.

The recommended operating range for the reference current I_{REF} is from 0.1mA to 1.0mA. The full scale output current, I_{FS} , is a linear function of the reference current, and may be calculated from the equation $I_{FS} = 3.8\ I_{REF}$. This tight relationship between I_{REF} and I_{FS} alleviates the requirement for trimming the I_{REF} current if the I_{REF} resistors values are within $\pm 1\%$ of the calculated value. Lower values of I_{REF} will reduce the negative power supply current, (I–), and will increase the reference amplifier negative common mode input voltage range.

The ideal value for the reference current $I_{REF} = V_{REF}/R_{REF}$ is 528 μ A. The corresponding ideal full scale decode and encode current values are 2007.75 μ A and 2039.75 μ A, respectively. A percentage change from the ideal I_{REF} value produced by changes in V_{REF} or R_{REF} values produces the same percentage change in decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage V_{REF} . In this case, the reference resistor $R_{REF(+)}$ should be split into two resistors and their junction bypassed to ground with a capacitor of 0.01μ F. The total resistor value should provide the reference current $I_{REF} = 528\mu$ A. The resistor $R_{REF(-)}$ value in order to compensate for the errors caused by the reference amplifier's input offset current.

An alternative to the positive reference voltage applications shown in Figures 1, 2 and 3 is the application of a negative voltage to the $V_{R(-)}$ terminal through the resistor $R_{REF(-)}$ with the $R_{REF(+)}$ resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the $V_{R(-)}$ terminal while the reference current flows from ground through $R_{REF(+)}$ into the $V_{R(+)}$ terminal.

The Am6070 has a wide output voltage compliance suitable for driving a variety of loads. With $I_{REF}=528\mu A$ and V=-15V, positive voltage compliance is +18V and negative voltage compliance is -5.0V. For other values of I_{REF} and V-, the negative voltage compliance, $V_{OC(-)}$, may be calculated as follows:

$$V_{OC(-)} = (V-) + (2 \cdot I_{REF} \cdot 1.5k\Omega) + 8.4V.$$

The following table contains $V_{OC(-)}$ values for some specific V-, I_{REF} , and I_{ES} values.

Negative Output Voltage Compliance Voc(_)

			00, 7
V- (IFS)	264μΑ (1mA)	528μA (2mA)	1056μA (4mA)
_12V	-2.8V	-2.0V	-0.4V
-15V	-5.8V	− 5.0∨	-3.4V
-18V	-8.8V	-8.0V	-6.4V

The V_{LC} input can accommodate various logic input switching threshold voltages allowing the Am6070 to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 4. For TTL-driven logic inputs, the V_{LC} input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than the sum of the chosen V-value and +10V.

With a V- value chosen between -15V and -11V, the $V_{OC(-)}$, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen.

With a V+ value chosen between +5V and +15V, the reference amplifier common mode positive voltage range and the V_{LC} input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.




Figure 4. Interfacing Circuits for ECL, CMOS, HTL, and NMOS Logic Inputs.




Figure 5. Resistive Output Connections.

LIC-250

Notes: 2. Set the voltage "A" to the desired logic input switching threshold.

Allowable range of logic threshold is typically -5V to +13.5V when operating the companding DAC on ±15V supplies.

ADDITIONAL DECODE OUTPUT CURRENT TABLES

Table 3 Normalized Decoder Output (Sign Bit Excluded)

	Chord (C)	0	1	2	3	4	5	6	7
Step (S)		000	0 01	010	011	100	101	110	111
0	0000	0	33	99	231	495	1023	2079	4191
1 1	0001	2	37	107	247	527	1087	2207	4447
2 (0010	4	41	115	263	559	1151	2335	4703
3	0011	6	45	123	279	591	1215	2463	4959
4 1	0100	8	49	131	295	623	1279	2591	5215
5	0101	10	53	139	311	655	1343	2719	5471
6	0110	12	57	147	327	687	1407	2847	5727
) 7	0111	14	61	155	343	719	1471	2975	59 8 3
8	1000	16	65	163	359	751	1535	3103	6239
9	1001	18	69	171	375	783	1599	3231	6495
10	1010	20	73	179	391	815	1663	3359	6751
11	1011	22	77	187	407	847	1727	3487	7007
12	1100	24	81	195	423	879	1791	3615	7263
13	1101	26	85	203	439	911	1855	3743	7519
14	1110	28	89	211	455	943	1919	3871	7775
15	1111	30	93	219	471	975	1983	3999	8031
St	ep Size	2	4	8	16	32	64	128	256

The normalized decode current, (I_{C,S}), is calculated using: I_{C,S} = $2(2^{C}(S+16.5)-16.5)$ where C = chord number; S = step number. The ideal decode current, (I_{OD}), in μ A is calculated using:

 $I_{OD} = (I_{C, S}/I_{7, 15(norm.)}) \cdot I_{FS} (\mu A)$

where $I_{\text{C},\text{S}}$ is the corresponding normalized current. To obtain normalized encode current values the corresponding normalized half-step value should be added to all entries in Table 3.

Table 4 Normalized Encode Level (Sign Bit Excluded)

	CHORD	0	1	2	3	4	5	6	7
STEP		000	001	010	011	100	101	110	111
0	0000	1	35	103	239	511	1055	2143	4319
1	0001	3	39	111	255	543	1119	2271	4575
2	6010	5	43	119	271	575	1183	2399	4831
3	0011	7	47	127	287	607	1247	2527	5087
4	0100	9	51	135	303	639	1311	2655	5343
5	0 101	71	55	143	319	671	1375	2783	5599
6	0110	13	59	151	335	703	1439	2911	5855
7	0111	15	63	159	351	735	1503	3039	6111
8	1000	17	67	167	367	767	1567	3167	6367
9	1001	19	71	175	383	799	1631	3295	6623
10	1010	21	75	183	399	831	1695	3423	6879
11	1011	23	79	191	415	863	1759	3551	7135
12	1100	25	83	199	431	895	1823	3679	7391
13	1101	27	87	207	447	927	1887	3807	7647
14	1110	29	91	215	463	959	1951	3935	7903
15	1111	31	95	223	479	991	2015	4063	8159
Sto	ep Size	2	4	8	16	32	64	128	256

 $I_{C,S} = 2[2^{C}(S+17) - 16.5]$

C = chord no. (0 through 7)

S = step no. (0 through 15)

ADDITIONAL DECODE OUTPUT CURRENT TABLES (Cont.)

Table 5
Decoder Step Size Summary


Chord	Step Size Normalized to Full Scale	Step Size in μA with 2007.75μA FS	Step Size as a % of Full Scale	Step Size in dB at Chord Endpoints	Step Size as a % of Reading at Chord Endpoints	Resolution & Accuracy of Equivalent Binary DAC
0	2	0.5	0.025%	0.60	6.67%	Sign + 12 Bits
1	4	1.0	0.05%	0.38	4.30%	Sign + 11 Bits
2	8	2.0	0.1%	0.32	3.65%	Sign + 10 Bits
3	16	4.0	0.2%	0.31	3.40%	Sign + 9 Bits
4	32	8.0	0.4%	0.29	3.28%	Sign + 8 Bits
5	64	16.0	0.8%	0.28	3.23%	Sign + 7 Bits
6	128	32.0	1.6%	0.28	3.20%	Sign + 6 Bits
7	256	64.0	3.2%	0.28	3.19%	Sign + 5 Bits

Table 6
Decoder Chord Size Summary


Chord	Chord Endpoints Normalized to Full Scale	Chord Endpoints in μA with 2007.75μA FS	Chord Endpoints as a % of Full Scale	Chord Endpoints in dB Down from Full Scale
0	30	7.5	0.37%	-48.55
1	93	23.25	1.16%	-38.73
2	219	54.75	2.73%	-31.29
3	471	117.75	5.86%	-24.63
4	975	243.75	12.1%	-18.32
5	1983	495.75	24.7%	-12.15
6	3999	999.75	49.8%	-6.06
7	8031	2007.75	100%	o

BASIC CIRCUIT CONNECTIONS

±10V RANGE ENCODER/DECODER CONNECTIONS



COMPLIANCE EXTENSION USING AC COUPLED OUTPUT




IRE

IREF = 528µA

LIC-252

LOW INPUT IMPEDANCE CONNECTION




IREF = VIN/RIN + VREF/RREF IFS = 4 • IREF

LIC-253

LIC-251


HIGH INPUT IMPEDANCE CONNECTION



IREF = (VREF - VIN)/RREF IFS ≈ 4 • IREF


LIC-254

LOGARITHMIC DIGITAL GAIN CONTROL (Notes 4 & 5)



LIC-255

REFERENCE AMPLIFIER DYNAMIC TEST CIRCUIT




LIC-256

Notes: 4. Low distortion outputs are provided over a 72dB range.


5. Up to 4 channels of output may be selected by E/\overline{D} and SB logic inputs.

TYPICAL PERFORMANCE CURVES


Reference Amplifier **Total Harmonic Distortion** Versus Frequency (80kHz Filter) (Notes 6, 7, 8)




Reference Amplifier




Reference Amplifier Input Common-Mode Range (Note 9)




Power Supply Currents Versus Power Supply Voltages




Power Supply Currents Versus Temperature




Output Current Versus Output Voltage (Output Voltage Compliance)




Bit Transfer Characteristics



Logic Input Current Versus Input Voltage and Logic Input Range



Output Full Scale Current Versus Reference Input Current



LIC-257

Notes: 6. THD is nearly independent of the logic input code.

3. Similar results are obtained for a high input impedance connection using V_{R(--)} as an input.

8. Increased distortion above 50kHz is due to a slew rate limiting effect which determines the large signal bandwidth. For an input of ±2.5V peak (25%) modulation), the bandwidth is 100kHz.

9. Positive common mode range is always (V+) -1.5V.

10. All bits are fully switched with less than a half step error at switching points which are guaranteed to lie between 0.8V and 2.0V over the operating temperature range.

11. The logic input voltage range is independent of the positive power supply and logic inputs may swing above the supply.

APPLICATIONS

The companding D/A converter is particularly suited for applications requiring a wide dynamic range.


Systems requiring fine control resulting in a constant rate of change or set point controls are economically achieved using these devices.

Instrumentation, Control and μ -Processor based applications include:

Digital data recording PCM telemetry systems Servo systems Function generation Data acquisition systems Telecommunications applications include:
PCM Codec telephone systems
Intercom systems
Military voice communication systems
Radar systems
Voice Encryption

Audio Applications:
Recording
Multiplexing of analog signals
Voice synthesis

SERIAL DATA TRANSCEIVING CONVERTER (1/2 OF SYSTEM SHOWN)




Notes:

- 1. Complementary send/receive commands are required for the
- two ends.

 2. START must be held low for one clock cycle to begin a send or receive cycle.
- 3. The SAR is used as a serial-in/parallel out register in the receive mode.
- 4. CLOCK and START may be connected in parallel at both ends.
- 5. Conversion is completed in 9 clock cycles.
- 6. Receive output is available for one full clock cycle.

Metallization and Pad Layout




80 X 114 Mils

Distinctive Characteristics


- Tested to A-law tracking specification
- Absolute accuracy specified includes all errors over temperature range
- Settling time 300ns typical
- Ideal for multiplexed PCM, audio, and 8-bit μ-P systems
- Output dynamic range of 62 dB
- Microprocessor controlled operations
- Multiplying operation
- Negligible output noise
- Monotonicity guaranteed over entire dynamic range
- Wide output voltage compliance
- Low power consumption

GENERAL DESCRIPTION

The Am6071 is a monolithic 8-bit, companding digital-toanalog (D/A) converter with true current outputs and large output voltage compliance for fast driving a variety of loads. The transfer function of the Am6071 consists of 13 linear segments or chords. A particular chord is identified with the sign bit input, (SB) and three chord select input bits. Each chord contains 16 uniformly spaced linear steps which are determined by four step select input bits. The resulting dynamic range achieved with this format is 62 dB. Accuracy and monotonicity are assured by the internal circuit design and are guaranteed over the full temperature range. The Am6071 is tested to the A-law tracking specification. Applications for the Am6071 include digital audio recording, servo motor controls, electro-mechanical positioning, voice synthesis, secure communications, microprocessor controlled sound and voice systems, log sweep generators, and various data acquisition systems.



CONNECTION DIAGRAM Am6072



Top View


Pin 1 is marked for orientation.

LIC-260

ORDERING INFORMATION

Part Number	Temperature	Accuracy
Am6071ADM	-55°C to +125°C	±1/2 step
Am6071DM	-55°C to +125°C	±1 step
Am6071ADC	0°C to +70°C	±1/2 step
Am6071DC	0°C to +70°C	±1 step

SIMPLIFIED CONVERSION TRANSFER FUNCTIONS



MAXIMUM RATINGS above which useful life may be impaired

V+ Supply to V - Supply	36V	Operating Temperature	
V _{LC} Swing	V- plus 8V to V+	MIL Grade	-55°C to +125°C
Output Voltage Swing	V- plus 8V to V- plus 36V	COM'L Grade	0°C to +70°C
Reference Inputs	V- to V+	Storage Temperature	-65°C to +150°C
Reference Input Differential Volta	ge ±18V	Power Dissipation T _A ≤ 100°C	500mW
Reference Input Current	1.25mA	For T _A > 100°C derate at	10mW/°C
Logic Inputs	V- plus 8V to V- plus 36V	Lead Soldering Temperature	300°C (60 sec)

GUARANTEED FUNCTIONAL SPECIFICATIONS

Resolution	±128 Steps
Monotonicity	For both groups of 128 steps and over full operating temperature range
Dynamic Range	62dB, (20 log (17, 15/10, 1))

ELECTRICAL CHARACTERISTICS

These specifications apply for V+ = +15V, V~ = -15V, I_{REF} = 512 \mu A, 0°C $\leq T_A \leq +70$ °C, for the commercial grade, -55°C $\leq T_A \leq +125$ C, for the military grade, and for all 4 outputs unless otherwise specified. Am6071DM Am6071DM

Am6071ADC

Am6071DC

					AMOUTIALL			AMOU/ IDC		
arameter	Description	Test Cond	litions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t _s	Settling Time	To within ±1/2 step at output switched fro I _{ZS} to I _{FS}			300	500		300	500	ns
	Chord Endpoint Accuracy					±1/2			±1	Step
	Step Nonlinearity	Guaranteed by output				±1/2			±1	Step
I _{FS(D)}	Full Scale Current Deviation	current error specified below.	ļ			±1/2			±1	
IFS(E)	From Ideal					±1/2			±1	
Δl _O	Output Current Error	V _{REF} = 10.000V R _{REF+} = 19.53k R _{REF−} = 20kΩ -5.0V ≤ V _{OUT} ≤ +18V Error referred to nominal values in Table 1.				±1/2			±1	Step
l _{O(+)} -l _{O(-)}	Full Scale Symmetry Error	VAEF = 10.000V RREF = 19.53k RREF = 20kΩ -5.0V ≤ V _{OUT} ≤ +18V Error referred to nominal values in Table 1			1/40	1/8 1/8		1/20 1/20	1/4 1/4	Step Step
!EN	Encode Current	Additional output Encode/Decode = 1		3/8	1/2	5/8	1/4	1/2	3/4	Step
lzs	Zero Scale Current	Measured at selected with 000 0000 input	output		1/40	1/4		1/20	1/2	Step
ΔIFS	Full Scale Drift	Operating temperature	e range		±1/20	±1/4		±1/10	±1/2	Step
Voc	Output Voltage Compliance	Full scale current char ≤1/2 step	nge	-5.0		+18	-5.0		+18	Volts
I _{DIS}	Disable Current	Output leakage Output disabled by E/I	o and SB		5.0	50		5.0	50	nA
IFSR	Output Current Range			0	2.0	4.2	0	2.0	4.2	mA
VIII.	Logic Input Levels Logic "0" Logic "1"	V _{LC} = 0V		2.0		0.8	2.0		8.0	Volts
l _{IN}	Logic Input Current	$V_{IN} = -5.0V \text{ to } +18V$				40			40	μΑ
VIS	Logic Input Swing	V- = -15V	·	-5.0		+18	-5.0		+18	Volts
18 REF-	Reference Bias Current				-1.0	~4.0		-1.0	-4.0	μА
di/dt	Reference Input Slew Rate			0.12	0.25		0.12	0.25		mA/μs
PSSI _{FS+} PSSI _{FS-}	Power Supply Sensitivity Over Supply Range (Refer to Characteristic Curves)	V+ = 4.5 to 18V, V- = -15V V- = -10.8 to -18V, V+ = 15V		±1/20 ±1/10	1		±1/20 ±1/10	±1/2 ±1/2	_	Step Step
l+ I-	Power Supply Current	V+ = +5.0 to +15V, V- = -15V I _{FS} = 2.0mA			2.7 -6.7	4.0 -8.8		2.7 -6.7	4.0 -8.8	mA
PD	Power Dissipation	$V - = -15V, V_{OUT} = 0$ $I_{FS} = 2.0 \text{mA}$	V+ = 5.0V V+ = +15V		114 141	152 1 9 2		114 141	152 1 9 2	mW

ELECTRICAL CHARACTERISTICS (Cont.)

TABLE I NOMINAL DECODER OUTPUT CURRENT LEVELS IN $\mu\mathrm{A}$

STEP		CHORD												
	0	1	2	3	4	5	6	7						
0	.500	16.500	33.000	66.000	132.00	264.00	528.00	1056.00						
1	1.500	17.500	35.000	70.000	140.00	280.00	560.00	1120.00						
2	2.500	18.500	37.000	74.000	148.00	296.00	592.00	1184.00						
3	3.500	19.500	39.000	78.000	156.00	312.00	624.00	1248.00						
4	4.500	20.500	41.000	82.000	164.00	328.00	656.00	1312.00						
5	5.500	21.500	43.000	86.000	172.00	344.00	688.00	1376.00						
6	6.500	22.500	45.000	90.000	180.00	360.00	720.00	1440.00						
7	7.500	23.500	47.000	94.000	188.00	376.00	752.00	1504.00						
8	8.500	24.500	49.000	98.000	196,00	392.00	784.00	1568.00						
9	9.500	25.500	51.000	102.000	204.00	408.00	816.00	1632.00						
10	10.500	26.500	53.000	106.000	212.00	424.00	848.00	1696.00						
11	11.500	27.500	55.000	110.000	220.00	440.00	880.00	1760.00						
12	12.500	28.500	57.000	114.000	228.00	456.00	912.00	1824.00						
13	13.500	29.500	59.000	118.000	236.00	472.00	944.00	1888.00						
14	14.500	30.500	61.000	122.000	244.00	488.00	976.00	1952.00						
15	15.500	31.500	63.000	126.000	252.00	504.00	1008.00	2016.00						
STEP SIZE	1	1	2	4	8	16	32	64						

TABLE 2
IDEAL DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM OVERLOAD LEVEL (+ 3dBmo)

STEP		CHORD												
SIEF	0	1	2	3	4	5	6	7						
0	72.11	41.74	35.72	29.70	23.68	17.66	11.64	5.62						
1	62.57	41.23	35.21	29.19	23.17	17.15	11.13	5.11						
2	58.13	40.75	34.73	28.71	22.68	16.66	10.64	4.62						
3	55.21	40.29	34.27	28.25	22.23	16.21	10.19	4.17						
4	53.03	39.85	33.83	27.81	21.79	15.77	9.75	3.73						
5	51.28	39.44	33.42	27.40	21.38	15.36	9.34	3.32						
6	49.83	39.05	33.03	27.00	20.98	14.96	8.94	2.92						
7	48.59	38.67	32.65	26.63	20.61	14.59	8.57	2.54						
8	47.50	38.31	32.29	26.27	20.24	14.22	8.20	2.18						
9	46.54	37.96	31.94	25.92	19.90	13.88	7.86	1.84						
10	45.67	37.62	31.60	25.58	19.56	13.54	7.52	1.50						
11	44.88	37.30	31.28	25.26	19.24	13.22	7.20	1.18						
12	44.15	36.99	30.97	24.95	18.93	12.91	6.89	0.87						
13	43.48	36.69	30.67	24.65	18.63	12.61	6.59	0.57						
14	42.86	36.40	30.38	24.38	18.34	12.32	6.30	0.28						
15	42.28	36.12	30.10	24.08	18.06	12.04	6.02	0.00						

THEORY OF OPERATION

Functional Description

The Am6071 is an 8-bit, nonlinear, digital-to-analog converter with high impedance current outputs. The output current value is proportional to the product of the digital inputs and the input reference current. The full scale output current, IFS, is specified by the input binary code 111 1111, and is a linear function of the reference current, IREF. There are two operating modes, encode and decode, which are controlled by the Encode/Decode, (E/D), input signal. A logic 1 applied to the E/D input places the Am6073 in the encode mode and current will flow into the $I_{OE(+)}$ or $I_{OE(-)}$ output, depending on the state of the Sign Bit (SB) input. A logic 0 at the E/D input places the Am6073 in the decode mode.

The transfer characteristic is a piece-wise linear approximation to the CCITT A-87.6 logarithmic law which can be written as follows:

 $Y = 0.18 (1 + ln (A |X|)) sgn (X), 1/A \le |X| \le 1$

Y = 0.18 (A |X|) sgn (X), $0 \le |X| \le 1/A$

where: X = analog signal level normalized to unity (encoder input or decoder output)

Y = digital signal level normalized to unity (encoder output or decoder input)


A = 87.6

The current flows from the external circuit into one of four possible analog outputs determined by the SB and E/D inputs. The output current transfer function can be represented by a total of 16 segments or chords addressable through the SB input and three chord select bits. The two chords closest to the origin of the transfer function, chord 0 and chord 1, are made colinear and contiguous. The beginning of chord 0, specified by the input binary code 000 0000, is offset by +0.5μA. Each chord can be further divided into 16 steps, all of the same size. The step size changes from one chord to another, with the smallest step of 1.0 µA found in the first two chords near zero output current, and the largest step of $64\mu A$ found in the last chord near full scale output current. This nonlinear feature provides exceptional accuracy for small signal levels. The accuracy for signal amplitudes corresponding to chords 0 and 1 is very close to that of an 11-bit linear, binary D/A converter. The ratio (in dB) between the chord endpoint current, (Step 15), and the current which corresponds to the preceding step. (Step 14), is maintained at about 0.3dB over the entire dynamic range, with the exception of chord 0. The difference between the ratios of full scale current to chord endpoint currents of adjacent chords is similarly maintained at 6dB over the entire dynamic range. Resulting signal-to-quantizing distortions due to nonuniform quantizing levels maintain an acceptably low value over a 40dB range of input speech signals. Note that the 62dB output dynamic range for the Am6071 is very close to the dynamic range of a sign plus 11-bit linear, binary D/A conver-

In order to achieve a smoother transition between adjacent chords, the step size between these chord end points is equal to 1.5 times the step size of the lower chord. Note that this does not apply to chord 0 and chord 1 where adjacent end points differ by only one step, because these two chords are colinear and have the same step sizes. Monotonic operation is guaranteed by the internal device design over the entire output dynamic range by specifying and maintaining the chord end points and step size deviations within the allowable limits.

Operating Modes


The basic converter function is conversion of digital input data into a corresponding analog current signal, i.e., the basic function is digital-to-analog decoding. The basic decoder connection for a sign plus 7-bit input configuration is shown in Figure 1. The corresponding dynamic range is 62dB, and input-output characteristics conform to the standard decoder transfer function with output current values specified in Table 1. The E/D input enables switching between the encode, $I_{OE(+)}$ or $I_{OE(-)}$, and the decode, $I_{OD(+)}$ or lon(-), outputs. A typical encode/decode test circuit is shown in Figure 2. This circuit is used for output current measurements. When the E/D input is high, (a logic 1), the converter will assume the encode operating mode and the output current will flow into one of the IOE outputs (as determined by the SB input). When operating in the encode mode as shown



IDEAL VALUES: IREF = 512 4A, IFS = 20164A

	E/Ď	\$8	Bı	B ₂	В3	84	85	Be	B7	ΕO
POSITIVE FULL SCALE	0	1	1	1	1	1	1	1	1	5.040V
(+) ZERO SCALE +1 STEP	0	1	0	•	0	0	0	0	1	0.0047
(+) ZERO SCALE	0	1	0	6	0	0	0	0	۰	0.0012V
(-) ZERO SCALE	0	0	0	0	0	0	0	0	0	-0.0012V
(~) ZERO SCALE +1 STEP	0	٥	0	0	0	0	0	0	1	-0.004V
NEGATIVE FULL SCALE	0	٥	1	1	1	「	1	1	,	-5.040V

Figure 1. Detailed Decoder Connections.



GROUP	E/D	SB	OUTPUT MEASUREMENT			
1	1	1	10E (+)	(Eq1/R1)		
2	1	٥	10E (~1	(E ₀₁ /R ₂)		
3	0	1	(+) ao1	(E02/R31		
4		0	100 (~)	(E ₀₂ /R ₄)		

Figure 2. Output Current DC Test Circuit.

in Figure 3, an offset current equal to a half step in each chord is required to obtain the correct encoder transfer characteristic. Since the size of this step varies from one chord to another, it cannot easily be added externally. As indicated in the block diagram this required half step of encode current, I_{EN}, is automatically added to the I_{OE} output through the internal chip design. This additional current will, for example, make the ideal full scale current in the encode mode larger than the same current in the decode mode by 32μ A. Similarly, the current levels in the first chord near the origin will be offset by 0.5 µA, which will bring the ideal encode current value for step 0 on chord 0 to 1.0 µA with respect to the corresponding decode current value of 0.5 µA. This additional encode half step of current can be used for extension of the output dynamic range from 62dB to 66dB, when the converter is performing only the decode function. The corresponding decoder connection utilizes the E/D input as a ninth digital input and has the outputs $I_{OD(+)}$ and $I_{OE(+)}$ and the outputs $I_{OD(-)}$ and $I_{OE(-)}$ tied together, respectively.

When encoding or compression of an analog signal is required, the Am6071 can be used together with a Successive Approximation Register (SAR), comparator, and additional SSI logic elements to perform the A/D data conversion, as shown in Figure 3. The encoder transfer function, shown on page 1, characterizes this A/D converter system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input value. When the proper START, (S), and CONVERSION COM-PLETE, (CC), signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the log outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with the ground applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the second input to the same exclusive-or gate is held at a logic 0 level by the additional successive approximation logic shown in Figure 3. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.


The second clock pulse changes the $E\overline{D}$ input back to a logic 1 level because the \overline{CC} signal changed. It also clocks the D input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Am6071. Depending upon the SB input level, current will flow into the $I_{OE(+)}$ or $I_{OE(-)}$ output of the Am6071.

Nine clock pulses are required to obtain a digital binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting Am6071 analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the analog signals at the AID system input are usually prevented by using sample and hold circuitry.

Additional Considerations and Recommendations

In Figure 1, an optional operational amplifier converts the Am6071 output current to a bipolar voltage output. When the SB input is a logic 1, sink current appears at the amplifier's negative input, and the amplifier acts as a current to voltage converter, yielding a positive voltage output. With the SB value at a logic 0, sink current appears at the amplifier's positive input. The amplifier behaves as a voltage follower, and the true current outputs will swing below ground with essentially no change in output current. The SB input steers current into the appropriate (+) or (-) output of the Am6071. The resulting operational amplifier's output in Figure 1 should ideally be symmetrical with resistors R1 and R2 matched.

In Figure 2, two operational amplifiers measure the currents of each of the four Am6071 analog outputs. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately $2\mu A$ at full scale). The input offset currents of the A1 and A2 devices also increase output measurement error and this error is most significant near zero scale. The Am101A and 308 devices, for example, may be used for A1 and A2 since their maximum offset currents, which would add directly to the measurement error, are only 10nA and 1nA respectively. The input offset voltages of the A1 and A2 devices, with output resistor values of 2.5k Ω , also contribute to the output measurement error by a factor of 400nA for



every mV of offset. Therefore, to minimize error, the offset voltages of A1 and A2 should be nulled.

The recommended operating range for the reference current I_{REF} is from 0.1mA to 1.0mA. The full scale output current, I_{FS} , is a linear function of the reference current, and may be calculated from the equation $I_{FS}=3.94\ I_{REF}$. This tight relationship between I_{REF} and I_{FS} alleviates the requirement for trimming the I_{REF} current if the I_{REF} resistor values are within $\pm 1\%$ of the calculated value. Lower values of I_{REF} will reduce the negative power supply current, (I–), and will increase the reference amplifier negative common mode input voltage range.

The ideal value for the reference current $I_{REF} = V_{REF}/R_{REF}$ is 512 μ A. The corresponding ideal full scale decode and encode current values are 2016 μ A and 2048 μ A, respectively. A percentage change from the ideal I_{REF} value produced by changes in V_{REF} or R_{REF} values produces the same percentage change in decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage V_{REF} . In this case, the reference resistor $R_{REF(+)}$ should be split into two resistors and their junction bypassed to ground with a capacitor of 0.01μ F. The total resistor value should provide the reference current $I_{REF} = 512\mu$ A. The resistor $R_{REF(-)}$ value in order to compensate for the errors caused by the reference amplifier's input offset current.

An alternative to the positive reference voltage applications shown in Figures 1, 2 and 3 is the application of a negative voltage to the $V_{R(-)}$ terminal through the resistor $R_{REF(-)}$ with the $R_{REF(+)}$ resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the $V_{R(-)}$ terminal while the reference current flows from ground through $R_{REF(+)}$ into the $V_{R(+)}$ terminal.

The Am6071 has a wide output voltage compliance suitable for driving a variety of loads. With $I_{REF} = 512\mu A$ and V = -15V, positive voltage compliance is +18V and negative

voltage compliance is -5.0V. For other values of I_{REF} and V-, the negative voltage compliance, $V_{OC(-)}$, may be calculated as follows:

$$V_{OC(-)} = (V-) + 2(I_{BEF} \cdot 1.55k\Omega) + 8.4V$$

where 1.55k Ω and 8.4V are equivalent worst case values for the Am6071.

The following table contains $V_{OC(-)}$ values for some specific V-, I_{REF} , and I_{FS} values.


Negative Output Voltage Compliance VOC(-1

	I _{REF} (I _{FS})					
V-	256μA (1mA)	512μA (2mA)	1024μA (4mA)			
-12V		-2.0V	-0.4V			
-15V	-5.8V	-5.0V	-3.4V			
-18V	-8.8V	-8.0V	-6.4V			

The V_{LC} input can accommodate various logic input switching threshold voltages allowing the Am6071 to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 4. For TTL-driven logic inputs, the V_{LC} input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than the sum of the chosen V_{-V} value and +10V.


With a V- value chosen between -15V and -11V, the $V_{OC(-)}$, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen.

With a V+ value chosen between +5V and +15V, the reference amplifier common mode positive voltage range and the V_{LC} input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.



(See Notes 2 and 3)

Figure 4. Interfacing Circuits for ECL, CMOS, HTL, and NMOS Logic Inputs.



INPUT CODE	OUTPUT VOLTAGE (V)					
(E/D, SB, B ₁ ,, B ₇)	"A"	"B"	c	DIFF		
10 111 1111	0					
10 110 1111	+5.00	N/A	N/A	N/A		
10 000 0000	+10.00					
01 111 1111		-5.00	+5.00	-10.00		
01 110 1111		+0.00	+5.00	-5.00		
01 000 0000	N/A	+5.00	+5.00	0		
00 000 0000	N/A	+5.00	+5.00	0		
00 110 1111		+5.00	+0.00	+5.00		
00 111 1111	1	+5.00	-5.00	+10.00		

Figure 5. Resistive Output Connections.

ADDITIONAL DECODE OUTPUT CURRENT TABLES

Table 3
Normalized Decoder Output (Sign Bit Excluded)

		CHORD (C)							
		0	1	2	3	4	5	6	7
STE	EP (S)	000	001	010	011	100	101	110	111
0	0000	1	33	66	132	264	528	1056	2112
1 1	0001	з	35	70	140	280	560	1120	2240
2	0010		37	74	148	296	592	1184	2368
3	0011	5 7	39	78	156	312	624	1248	2496
4	0100	9	41	82	164	328	656	1312	2624
5	0101	11	43	86	172	344	688	1376	2752
ě	0110	13	45	90	180	360	720	1440	2880
1 7	0111	15	47	94	188	376	752	1504	3008
8	1000	17	49	98	196	392	784	1568	3136
9	1001	19	51	102	204	408	816	1632	3264
10	1010	21	53	106	212	424	848	1696	3392
111	1011	23	55	110	220	440	880	1760	3520
12	1100	25	57	114	228	456	912	1824	3648
13	1101	27	59	118	236	462	944	1888	3776
14	1110	29	61	122	244	488	976	1952	3904
15	1111	31	63	126	252	504	1008	2016	4032
STE	P SIZE	2	2	4	8	16	32	64	128

The normalized decode current, ($I_{C,S}$), where C is chord number and S is step number, is calculated using: $I_{CS} = 2^C(S + 16.5)$ for $C \ge 1$, and $I_{C,S} = 2S + 1$ for C = 0. The ideal decode current, (I_{OD}), in μ A is calculated using: $I_{OO} = (I_{C,S}/I_{7,15(norm.)}) \cdot I_{FS}(\mu$ A), where $I_{C,S}$ is the corresponding normalized current.

Table 4
Normalized Encoder Output (Sign Bit Excluded)

		CHORD (C)							
İ		0	1	2	3	4	5	6	7
ST	EP (S)	000	001	010	011	100	101	110	111
0	0000	2	34	68	136	272	544	1088	2176
1 1	0001	4	36	72	144	288	576	1152	2304
2	0010	6	38	76	152	304	608	1216	2432
3	0011	8	40	80	160	320	640	1280	2560
4	0100	10	42	84	168	336	672	1344	2688
5	0101	12	44	88	176	352	704	1408	2816
6	0110	14	46	92	184	368	736	1472	2944
7	0111	16	48	96	192	384	768	1536	3072
8	1000	18	50	100	200	400	800	1600	3200
9	1001	20	52	104	208	416	832	1664	3328
10	1010	22	54	108	216	432	864	1728	3456
11	1011	24	56	112	224	448	896	1792	3584
12	1100	26	58	116	232	464	928	1856	3712
13	1101	28	60	120	240	480	960	1920	3840
14	1110	30	62	124	248	496	992	1984	3968
15	1111	32	64	128	256	512	1024	2048	4096
STE	P SIZE	2	2	4	8	16	32	64	128

ADDITIONAL DECODE OUTPUT CURRENT TABLES (Cont.)

Table 5
Decoder Step Size Summary


Chord	Step Size Normalized to Full Scale	Step Size in µA with 2016µA F. S.	Step Size as a % of Full Scale	Step Size in dB at Chord Endpoints	Step Size as a % of Reading at Chord Endpoints	Resolution & Accuracy of Equivalent Binary DAC
0	2	1.0	0.05%	0.58	6.45%	Sign + 11 Bits
1	2	1.0	0.05%	0.28	3.17%	Sign + 11 Bits
2	4	2.0	0.1%	0.28	3.17%	Sign + 10 Bits
3	8	4.0	0.2%	0.28	3.17%	Sign + 9 Bits
4	16	8.0	0.4%	0.28	3.17%	Sign + 8 Bits
5	32	16.0	0.8%	0.28	3,17%	Sign + 7 Bits
6	64	32.0	1.6%	0.28	3.17%	Sign + 6 Bits
7	128	64.0	3.2%	0.28	3.17%	Sign + 5 Bits

Table 6
Decoder Chord Size Summary

Chord	Chord Endpoints Normalized to Full Scale	Chord Endpoints in μA with 2016μΑ F. S.	Chord Endpoints as a % of Full Scale	Chord Endpoints in dB Down from Full Scale
	31	15.5	0.77%	-42.28
1	63	31.5	1.56%	-36.12
2	126	63.0	3.13%	-30.10
3	252	126.0	6.25%	-24.08
4	504	252.0	12.5%	-18.06
5	1008	504.0	25.0%	-12.04
6	2016	1008.0	50.0%	-6.02
7	4032	2016.0	100%	0


BASIC CIRCUIT CONNECTIONS

±10V RANGE ENCODER/DECODER CONNECTIONS



LIC-267


COMPLIANCE EXTENSION USING AC COUPLED OUTPUT



I_{REF}= 512μA

 $I_{FS} = 2016 \mu A$


LOW INPUT IMPEDANCE CONNECTION



IREF = VIN/RIN + VREF/RREF IFS ≈ 4 . IREF

LIC-269

HIGH INPUT IMPEDANCE CONNECTION




IREF = (VREF - VIN)/RREF IFS = 4 . IREF


LIC-270

LIC-268

LOGARITHMIC DIGITAL GAIN CONTROL (Notes 4 & 5)



REFERENCE AMPLIFIER DYNAMIC TEST CIRCUIT




Notes: 4. Low distortion outputs are provided over a 72dB range.


5. Up to 4 channels of output may be selected by E/D and SB logic inputs.

TYPICAL PERFORMANCE CURVES


Reference Amplifier **Total Harmonic Distortion** Versus Frequency (80kHz Filter) (Notes 6, 7, 8)




Reference Amplifier




Reference Amplifier Input Common-Mode Range (Note 9)




Power Supply Currents Versus Power Supply Voltages




Power Supply Currents Versus Temperature




Output Current Versus Output Voltage (Output Voltage Compliance)




Bit Transfer Characteristics (Note 10)



Logic Input Current Versus Input Voltage and Logic Input Range (Note 11)



Output Full Scale Current Versus Reference Input Current



LIC-273

6. THD is nearly independent of the logic input code. Notes:

INPUT CURRENT

 The is nearly independent of the legic input impedance connection using V_{R(-)} as an input.
 Interresults are obtained for a high input impedance connection using V_{R(-)} as an input.
 Increased distortion above 50kHz is due to a slew rate limiting effect which determines the large signal bandwidth. For an input of ±2.5V peak (25%) modulation), the bandwidth is 100kHz.

Positive common mode range is always (V+) -1.5V.

10. All bits are fully switched with less than a half step error at switching points which are guaranteed to lie between 0.8V and 2.0V over the operating temperature range.

11. The logic input voltage range is independent of the positive power supply and logic inputs may swing above the supply.

APPLICATIONS

The companding D/A converter is particularly suited for applications requiring a wide dynamic range.

Systems requiring fine control resulting in a constant rate of change or set point controls are economically achieved using these devices.

Instrumentation, Control and μ -Processor based applications include:

Digital data recording PCM telemetry systems Servo systems Function generation Data acquisition systems Telecommunications applications include: PCM Codec telephone systems Intercom systems Military voice communication systems Radar systems Voice Encryption

Audio Applications:
Recording
Multiplexing of analog signals
Voice synthesis


Other companding converters offered by Advanced Micro Devices:

If particular interest lies in a companding D/A converter operating to the D3 compandor tracking specification and meeting the Bell System μ -255 companding law, see the Am6072 data sheet.

For a CCITT unit having an A-law characteristic see the Am6073 data sheet.

 $\mu\text{-law}$ applications other than telecommunications systems are described in the Am6070 data sheet.

SERIAL DATA TRANSCEIVING CONVERTER (1/2 OF SYSTEM SHOWN)




LIC-274

Notes:

- 1. Complementary send/receive commands are required for the two ends.
 2. START must be held low for one clock cycle to begin a send
- or receive cycle.
- 3. The SAR is used as a serial-in/parallel out register in the receive mode
- CLOCK and START may be connected in parallel at both ends.
- 5. Conversion is completed in 9 clock cycles.
- 6. Receive output is available for one full clock cycle.

Metallization and Pad Layout



80 X 114 Mils

Companding D-to-A Converter for PCM Communication Systems

PRELIMINARY INFORMATION

Distinctive Characteristics

- Tested to D3 compandor tracking specification
- Absolute accuracy specified includes all errors over temperature range
- Settling time 300ns typical
- Ideal for multiplexed PCM systems
- Output dynamic range of 72 dB


- Improved pin-for-pin replacement for DAC-86
- Microprocessor controlled operations
- Multiplying operation
- Negligible output noise
- Monotonicity guaranteed over entire dynamic range
- Wide output voltage compliance
- Low power consumption

GENERAL DESCRIPTION


The Am6072 is a monolithic 8-bit, companding digital-to-analog (D/A) data converter with true current outputs and large output voltage compliance for fast driving a variety of loads. The transfer function of the Am6072 complies with the Bell System μ -255 companding law, Y = 0.18 ln (1 + μ x), and consists of 15 linear segments or chords. A particular chord is identified with the sign bit input, (SB), and three chord select input bits. Each chord contains 16 uniformly spaced linear steps which are determined by four step select input bits. The resulting dynamic range achieved with this 8-bit format is 72dB. Accuracy and monoticity are assured by the internal circuit design and are guaranteed over the full temperature

range. The Am6072 is tested to the Bell D3 channel bank compandor tracking specification for pulse code modulation (PCM) transmission systems. The application of the Am6072 in communication systems provides an increased signal-tonoise ratio, reduces system signal distortion, and stimulates wider usage of computerized channel switching. Other application areas include digital audio recording, voice synthesis, and secure communications. When used in PCM communication systems, the Am6072 functions as a complete PCM decoder with additional encoding capabilities which make it ideal for implementation in CODEC circuits.

FUNCTIONAL BLOCK DIAGRAM



CONNECTION DIAGRAM Am6072




Top View
Pin 1 is marked for orientation.

LIC-276

ORDERING INFORMATION

Part Number	Temperature	Accuracy
Am6072DM	-55°C to +125°C	Conforms to D3 Spec.
Am6072DC	0°C to +70°C	Conforms to D3 Spec.

SIMPLIFIED CONVERSION TRANSFER FUNCTIONS



MAXIMUM RATINGS above which useful life may be impaired

V+ Supply to V— Supply	36V	Operating Temperature	
V _{LC} Swing	V- plus 8V to V+	MIL Grade	-55°C to +125°C
Output Voltage Swing	V-plus 8V to V-plus 36V	COM'L Grade	0°C to +70°C
Reference Inputs	V- to V+	Storage Temperature	−65°C to +150°C
Reference Input Differential Vo	oltage ±18V	Power Dissipation T _A ≤ 100°C	500mW
Reference Input Current	1.25mA	For TA > 100°C derate at	10mW/°C
Logic Inputs	V- plus 8V to V- plus 36V	Lead Soldering Temperature	300°C (60 sec)

GUARANTEED FUNCTIONAL SPECIFICATIONS

Resolution	±128 Steps
Monotonicity	For both groups of 128 steps and over full operating temperature range
Dynamic Range	72 dB, (20 log (l7, 15/l0, 1))

ELECTRICAL CHARACTERISTICS (Note 1)

These specifications apply for V₊=+15V, V₋= -15V, $|_{REF} = 528\mu A$, $0^{\circ}C \le T_{A} \le +70^{\circ}C$, for the commercial grade, $-55^{\circ}C \le T_{A} \le +125^{\circ}C$, for the military grade, and for all 4 outputs unless otherwise specified.

Parameter	Descript	tion	Test Condition	s	Min.	Typ.	Max.	Unit
tş	Settling Time		To within ±1/2 step at TA = Output switched from IZS	-	300	500	ns	
	Chord Endpoint Accurac	;y					_	
	Step Nonlinearity		1		ļ			
IEN	Encode Current		1					
I _{FS} (D)	Full Scale Current Devia	tion from Ideal	VREF = +10,000V RREF+ = 18.94kΩ RREF— = 20kΩ		ľ	See Table 1 for absolute accuracy limits which cover all errors related		
10(+)-10(-)	Full Scale Current Symn	netry Error	-5V < V _{OUT} < +18V		to the	e transfer ch	naracteristic	
Izs	Zero Scale Current		1					
ΔIFS	Full Scale Current Drift		ĺ					
Voc	Output Voltage Complia	nce	Output within limits specific	ed by Table 1	-5		+18	Volts
DiS	Disable Current		Leakage of output disabled by E/D or SB		_	5.0	50	пA
IFSR	Output Current Range				0	2.0	4.2	mA
VIL	Logic Input	Logic "0"	V - 0V		_		0.8	Volts
VIH	Levels	Logic "1"	V _{LC} = 0V		2.0			Volts
I _{IN}	Logic Input Current		V _{IN} = -5V to +18V				40	μА
VIS	Logic Input Swing		V-=-15V		-5	_	+18	Valts
BREF-	Reference Bias Current				_	-1.0	-4.0	μА
di/dt	Reference Input Slew Ra	ite			0.12	0.25		mA/μ
PSSIFS+	Power Supply Sensitivity		V+ = +4.5 to +18V, V- = -15V		_	0.005	0.1	dB
PSSI _{FS} _	(Refer to Characteristic (Curves)	V- = -10.8V to -18V, V+ = +15V			0.01	0.1	u B
1+	Power Supply Current		V+ = +5V to +15V, V- = -	15V,		2.7	4.0	
I	Dappir Content		Ips = 2.0mA			-6.7	-8.8	mA
PD	Power Dissipation		V- = -15V, V _{OUT} = 0V	V+ = +5V		114	152	mW
			IFS = 2.0mA	V+ = +15V	_	141	192	11114

Note 1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero (C₀) the step size is 0.5µA, while in the last chord near full scale (C₇) the step size is 64µA.

ELECTRICAL CHARACTERISTICS (Cont.)

TABLE 1 ABSOLUTE DECODER OUTPUT CURRENT LEVELS IN $\mu\mathrm{A}$

STEP				CHO	RD NO.			
NO.	0	1	2	3	4	5	6	7
	250	7.789	24.048	56,112	120.24	248.49	505.00	1018.02
0	.000	8.250	24.750	57.750	123.75	255.75	519.75	1047.75
	.250	8.739	25.473	59.436	127.36	263.22	534.93	1078.34
	.250	8.733	25.991	59.998	128.01	264.04	536.10	1080.21
1	.500	9.250	26.750	61,750	131.75	271.75	561.75	1111.75
	.750	9.798	27.531	63.553_	135.60	279.69	567.86	1144,21
	.750	9.677	27.934	63.885	135.79	279.59	567.19	1142.39
2	1.000	10.250	28.750	65.750	139.75	287.75	583.75	1175.75
	1.250	10.857	29.590	67.670	143.83	296.15	600.80	1210.08
	1.250	10.621	29.978	67.771	143.56	295.13	598.28	1204.58
3	1.500	11.250	30.750	69.750	147.75	303.75	615.75	1239.75
	1.750	11.917	31.648	71.787	152.06	312.62	633,73	1275.95
_	1.750	11.565	31.821	71,958	151.33	310.68	629,37	1266.76
4	2.000	12.250	32.750	73.750	155.75	319.75	647.75	1303.75
	2.250	12.976	33.706	75.904	160.30	329.09	666.66	1341,82
	2.250	12.509	33.764	75.544	159.10	326.22	660.46	1328.94
5	2.500	13.250	34.750	77.750	163.75	335.75	679.75	1367.75
	2.750	14.035	35.765	80.020	168.53	345.55	03.669	1407.69
_	2.750	13.453	35.707	79,431	166.88	341.77	691.56	1391.13
6	3.000	14.250	38.750	81.750	171.75	351.75	711,75	1431.75
	3.250	15.094	37.823	84,137	176.77	362.62	732,53	1473.58
_	3.250	14.397	37.551	83,317	174.65	357.32	722.65	1453.31
7	3,500	15.250	38.750	85.750	179.75	367.75	743.75	1495.75
	3.750	16.154	39.682	88.254	185.00	378.49	765.47	1539.43
_	3.750	15.341	39.594	87.204	182.42	372.86	753.74	1515.50
8	4,000	18.250	40,790	89.750	187.75	383.75	775.75	1559.75
	4,250	17.213	41.940	92,371	193.23	394.96	798.40	1605.30
_	4.248	16.285	41.537	91.090	190,20	388.41	784,63	1577.68
9	4,500	17,250	42.750	93.750	195.75	399.75	807.75	1623.75
	4.767	18.272	43.998	96.488	201.47	411.42	831.34	1671.16
	4.720	17.229	43.480	94.977	197.97	403.95	815.02	1639.87
10	5.000	18.250	44.750	97.750	203.75	415.75	B39.75	1687.75 1737.03
	5.298	19.331	46.057	100.604	209.70	427.89	864.27	1702.05
11	5.192	18.173	48.424	98.863	205.74	419.50 431.75	847.02 871.75	1751.75
**	5.500 5.826	19.250	48.750 48.115	101.760 104.721	211.75 217.93	444,36	897.21	1802.90
	5.664	19.875	47.367	102.750	213.52	435.05	878.11	1764.23
12	6,000	20.250	48,750	105,750	219.75	447.75	903.75	1815,75
12	6,356	20.250	50,174	108.838	226.17	460.62	930.14	1868.77
	6,136	20.847	49.310	106.636	221.29	450.59	909.20	1826.42
13	6.500	21,250	50,750	109.750	227.75	463.75	935.75	1879.75
	6.885	21.250	52,232	112.955	234.40	477.29	963.07	1934.64
	6.608	21.619	51.263	110.523	229.06	466.14	940.29	1888.60
14	7.000	22.250	52.750	113.750	235.75	479.75	967.75	1943.75
	7,415	22.200	54.290	117,972	242.63	493.76	996.01	2000.51
	7.080	22.590	53.197	114,409	236.83	481.68	971.39	1950.79
15	7.500	23.250	54.750	117,760	243.75	495.75	999.75	2007.75
	7.944	23.929	56,349	121,188	250.87	510.23	1028.94	2066,38
et ed	+							
STEP SIZE	.5	1	2	4	8	16	32	64
SITE				 _	<u> </u>			

Minimum, ideal and maximum values are specified for each step. The minimum and maximum values are specified to comply with the Bell D3 compandor tracking requirements. All four outputs are guaranteed, the encode outputs being specified to limits a half step higher than those shown above. This takes into account the combined effects of chord endpoint accuracy, step nonlinearity, encode current error, full scale current deviation from ideal, full scale symmetry error, zero scale current, full scale drift, and output impedance over the specified output voltage compliance range. Note that the guaranteed monotonicity ensures that adjacent step current levels will not overlap as might otherwise be implied from the minimum and maximum values shown in the above table.

TABLE 2
IDEAL DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM OVERLOAD LEVEL (+3dBmo)

CHORD	0	,	2	3	4	5	6	7
STEP								
0	_	-44.73	-35.18	-27.82	-21.20	-14.90	-8.74	2.65
1 1	-69.07	-43.73	-34.51	-27.24	-20.66	-14.37	-8.22	-2.13
2	-63.05	-42.84	-33.88	-26.70	-20.15	-13.87	-7.73	~1.65
3	-59.53	-42.03	-33.30	-26.18	-19.66	-13.40	-7.27	~1.19
4	-67.03	-41.29	-32.75	-25.70	-19.21	~12.96	~6.83	-0.75
5	-55.10	-40.81	-32.24	-25.24	-18.77	-12.53	-6.41	~0.33
6	-53.51	-39.98	-31.75	-24.80	-18.36	-12.13	-6,01	+0.06
7	-52.17	-39.39	-31.29	-24.39	-17.96	-11.74	5.63	+0.44
1 8	-61.01	-38.84	-30.85	-23.99	-17.58	-11,37	5.26	+0,61
9	49.99	-33,32	-30.44	-23.61	-17.22	-11.02	-4.91	+1.15
10	-49.07	-37.83	-30.04	-23.25	-16.87	-10.68	-4.57	+1.49
11	-48.25	-37.37	-29.66	-22.90	-16.54	~10.35	~4.25	+1,82
12	-47.49	-36.93	-29.29	-22.57	16.22	-10.03	-3.93	+2.13
1 13	-46.80	-36.51	-28.95	-22.25	-15.81	-9.73	-3.63	+2.43
14	-46.15	-36.11	-29.61	-21.94	-15.61	-9.43	-3.34	+2.72
15	-45.55	-35.73	-28.29	-21.63	-15,32	-9.15	~3.06	+3.00

The -37 dBmo and -50 dBmo output points significant for the Bell D3 system specification can be found between steps 11 and 12 on chord 1, and steps 8 and 9 on chord 0, respectively. Outputs corresponding to points below -50dB are specified in Table 1 for an accuracy of ± a half step.

THEORY OF OPERATION

Functional Description

The Am6072 is an 8-bit, nonlinear, digital-to-analog converter with high impedance current outputs. The output current value is proportional to the product of the digital inputs and the input reference current. The full scale output current, $l_{\rm FS}$, is specified by the input binary code 111 1111, and is a linear function of the reference current, $l_{\rm REF}$. There are two operating modes, encode and decode, which are controlled by the ErD input places the Am6072 in the encode mode and current will flow into the $l_{\rm DE(+)}$ or $l_{\rm DE(-)}$ output, depending on the state of the Sign Bit (SB) input. A logic 0 at the ErD input places the Am6072 in the decode mode.

The transfer characteristic is a piece-wise linear approximation to the Bell System μ -225 logarithmic law which can be written as follows:

$$Y = 0.18 \ln (1 + \mu |X|) \text{ sgn } (X)$$

where: X = analog signal level normalized to unity (encoder input or decoder output)

Y = digital signal level normalized to unity (encoder output or decoder input)

 $\mu = 255$


The current flows from the external circuit into one of four possible analog outputs determined by the SB and $E|\overline{D}$ inputs. The output current transfer function can be represented by a total of 16 segments or chords addressable through the SB input and three chord select bits. Each chord can be further divided into 16 steps, all of the same size. The step size changes from one chord to another, with the smallest step of $0.5\mu\text{A}$ found in the first chord near zero output current, and the largest step of $64\mu\text{A}$ found in the last chord near full scale output current. This nonlinear feature provides exceptional accuracy for small signal levels near zero output current. The accuracy for signal amplitudes corresponding to chord 0 is equivalent to that of a 12-bit linear, binary D/A converter. However, the ratio (in dB) between the chord

endpoint current, (Step 15), and the current which corresponds to the preceding step, (Step 14), is maintained at about 0.3dB over most of the dynamic range. The difference between the ratios of full scale current to chord endpoint currents of adjacent chords is similarly maintained at approximately 6dB over most of the dynamic range. Resulting signal-to-quantizing distortions due to non-uniform quantizing levels maintain an acceptably low value over a 40dB range of input speech signals. Note that the 72dB output dynamic range for the Am6072 corresponds to the dynamic range of a sign plus 12-bit linear, binary D/A converter.

In order to achieve a smoother transition between adjacent chords, the step size between these chord end points is equal to 1.5 times the step size of the lower chord. Monotonic operation is guaranteed by the internal device design over the entire output dynamic range by specifying and maintaining the chord end points and step size deviations within the allowable limits.


Operating Modes

The basic converter function is conversion of digital input data into a corresponding analog current signal, i.e., the basic function is digital-to-analog decoding. The basic decoder connection for a sign plus 7-bit input configuration is shown in Figure 1. The corresponding dynamic range is 72dB, and input-output characteristics conform to the standard decoder transfer function with output current values specified in Table 1. The E/D input enables switching between the encode, $l_{OE(+)}$ or $l_{OE(-)}$, and the decode, $l_{OD(+)}$ or l_{QD(--)}, outputs. A typical encode/decode test circuit is shown in Figure 2. This circuit is used for output current measurements. When the E/D input is high, (a logic 1), the converter will assume the encode operating mode and the output current will flow into one of the IDE outputs (as determined by the SB input). When operating in the encode mode as shown in Figure 3, an offset current equal to a half step in each chord is required to obtain the correct encoder transfer characteristic. Since the size of this step varies from one chord to another, it cannot easily be added externally. As indicated in the block diagram this required half step of encode current,



	E/Ď	SB	B ₁	B ₂	B3	84	86	Bę	87	Eo
POSITIVE FULL SCALE	0	1	1_	1	1	1	1	-	-	5.019V
(+) ZERO SCALE +1 STEP	0	1	0	0	0	0	0	•	-	0.0012V
(+) ZERO SCALE	0	$\overline{}$	0	0	0	0	0	0	۰	ov
(-) ZERO SCALE	0	0	٥	0	0	0	0	0	0	ov
(-) ZERO SCALE +1 STEP	0	۰	٥	0	0	6	0	0	1	-0.0012V
NEGATIVE FULL SCALE	0	0	ī	1	1	1	ī	1	1	-6.019V

Figure 1. Detailed Decoder Connections.



TEST GROUP	E/D	SB		TPUT REMENT
1	1	1	(OE (+)	(E ₀₁ /R ₁)
2	1	0	10E (-)	(E01/R2)
3	0	1	100 (+)	(E ₀₂ /R ₃)
4	0	0	100 (-)	(E02/R4)

Figure 2. Output Current DC Test Circuit.

 l_{EN} , is automatically added to the l_{OE} output through the internal chip design. This additional current will, for example, make the ideal full scale current in the encode mode larger than the same current in the decode mode by $32\mu A$. Similarly, the current levels in the first chord near the origin will be offset by $0.25\mu A$, which will bring the ideal encode current value for step 0 on chord 0 to $\pm 0.25\mu A$ with respect to the corresponding decode current value of $0.0\mu A$. This additional encode half step of current can be used for extension of the output dynamic range from 72dB to 78dB, when the converter is performing only the decode function. The corresponding decoder connection utilizes the $E\overline{D}$ input as a ninth digital input and has the outputs $l_{OD(+)}$ and $l_{OE(+)}$ ited together, respectively.

When encoding or compression of an analog signal is required, the Am6072 can be used together with a Successive Approximation Register (SAR), comparator, and additional SSI logic elements to perform the A/D data conversion, as shown in Figure 3. The encoder transfer function, shown on page 1, characterizes this A/D converter system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input value. When the proper Start, S, and Conversion Complete, CC, signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the loe outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with the ground applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the second input to the same exclusive-or gate is held at a logic 0 level by the additional successive approximation logic shown in Figure 3. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.

The second clock pulse changes the E/\overline{D} input back to a logic 1 level because the \overline{CC} signal changed. It also clocks the D


input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Am6072. Depending upon the SB input level, current will flow into the $I_{OE(+)}$ or $I_{OE(-)}$ output of the Am6072.

Nine total clock pulses are required to obtain a digital binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting Am6072 analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the analog signals at the AID system input are usually prevented by using sample and hold circuitry.

Additional Considerations and Recommendations

In Figure 1, an optional operational amplifier converts the Am6072 output current to a bipolar voltage output. When the SB input is a logic 1, sink current appears at the amplifier's negative input, and the amplifier acts as a current to voltage converter, yielding a positive voltage output. With the SB value at a logic 0, sink current appears at the amplifier's positive input. The amplifier behaves as a voltage follower, and the true current outputs will swing below ground with essentially no change in output current. The SB input steers current into the appropriate (+) or (-) output of the Am6072. The resulting operational amplifier's output in Figure 2 should ideally be symmetrical with resistors R1 and R2 matched.

In Figure 2, two operational amplifiers measure the currents of each of the four Am6072 analog outputs. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately $2\mu A$ at full scale). The input offset currents of the A1 and A2 devices also increase output measurement error and this error is most significant near zero scale. The Am101A and 308 devices, for example, may be used for A1 and A2 since their maximum offset currents, which would add directly to the measurement error, are only 10nA and 1nA, respectively. The input offset voltages of the A1 and A2 devices, with output resistor values of



 $2.5k\Omega$, also contribute to the output measurement error by a factor of 400nA for every mV of offset at the A1 and A2 outputs. Therefore, to minimize error, the offset voltages of A1 and A2 should be nulled.

The recommended operating range for the reference current I_{REF} is from 0.1mA to 1.0mA. The full scale output current, I_{FS} , is a linear function of the reference current, and may be calculated from the equation $I_{FS}=3.8\ I_{REF}$. This tight relationship between I_{REF} and I_{FS} alleviates the requirement for trimming the I_{REF} current if the I_{REF} resistors values are within $\pm 1\%$ of the calculated value. Lower values of I_{REF} will reduce the negative power supply current, (I–), and will increase the reference amplifier negative common mode input voltage range.

The ideal value for the reference current $I_{REF} = V_{REF}/R_{REF}$ is 528 μ A. The corresponding ideal full scale decode and encode current values are 2007.75 μ A and 2039.75 μ A, respectively. A percentage change from the ideal I_{REF} value produced by changes in V_{REF} or R_{REF} values produces the same percentage change in decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage V_{REF} . In this case, the reference resistor $R_{REF\{+\}}$ should be split into two resistors and their junction bypassed to ground with a capacitor of 0.01μ F. The total resistor value should provide the reference current $I_{REF} = 528\mu$ A. The resistor $R_{REF\{-\}}$ value in order to compensate for the errors caused by the reference amplifier's input offset current.

An alternative to the positive reference voltage applications shown in Figures 1, 2 and 3 is the application of a negative voltage to the $V_{R(-)}$ terminal through the resistor $R_{REF(-)}$ with the $R_{REF(+)}$ resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the $V_{R(-)}$ terminal while the reference current flows from ground through $R_{REF(+)}$ into the $V_{R(+)}$ terminal.

The Am6072 has a wide output voltage compliance suitable for driving a variety of loads. With $I_{REF}=528\mu A$ and V=-15V, positive voltage compliance is +18V and negative voltage compliance is -5.0V. For other values of I_{REF} and V-, the negative voltage compliance, $V_{OC(-)}$, may be calculated as follows:

$$V_{OC(-)} = (V-) + (2 \cdot I_{BEF} \cdot 1.5k\Omega) + 8.4V.$$

The following table contains $V_{OC(-)}$ values for some specific V-, I_{REF} , and I_{FS} values.


Negative Output Voltage Compliance Voca


264μA (1mA)	528μA (2mA)	1056μA (4mA)
-2.8V	-2.0V	-0.4V
-5.8 <u>V</u>	-5. 0 ∨	-3.4V
-8.8∨	-8.0∨	-6.4V
	(1mA) -2.8V -5.8V	(1mA) (2mA) -2.8V -2.0V -5.8V -5.0V

The V_{LC} input can accommodate various logic input switching threshold voltages allowing the Am6072 to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 4. For TTL-driven logic inputs, the V_{LC} input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than the sum of the chosen V_{-} value and $+10V_{-}$.

With a V- value chosen between -15V and -11V, the $V_{OC(-)}$, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen.

With a V+ value chosen between \pm 5V and \pm 15V, the reference amplifier common mode positive voltage range and the V_{LC} input values are reduced by an amount equivalent to the difference between \pm 15V and the V+ value chosen.





Notes: 2. Set the voltage "A" to the desired logic input switching threshold.

and NMOS Logic Inputs.

3. Allowable range of logic threshold is typically -5V to +13.5V when operating the companding DAC on ±15V supplies.

ADDITIONAL DECODE OUTPUT CURRENT TABLES

Table 3 Normalized Decoder Output (Sign Bit Excluded)

	Chord (C)	0	1	2	3	4	5	6	7
Step (S)		000	001	010	011	100	101	110	111
0	0000	٥	33	99	231	495	1023	2079	4191
1 1	0001	2	37	107	247	527	1087	2207	4447
2	0010	4	41	115	263	559	1151	2335	4703
3	0011	6	45	123	279	591	1215	2463	4959
4	0100	8	49	131	295	623	1279	2591	5215
5	0101	10	53	139	311	655	1343	2719	5471
6	0110	12	57	147	327	687	1407	2847	5727
7	0111	14	61	155	343	719	1471	2975	5983
8	1000	16	65	163	359	751	1535	3103	6239
9	1001	18	69	171	375	783	1599	3231	6495
10	1010	20	73	179	391	815	1663	3359	6751
11	1011	22	77	187	407	847	1727	3487	7007
12	1100	24	81	195	423	879	1791	3615	7263
13	1101	26	85	203	439	911	1855	3743	7519
14	1110	28	89	211	455	943	1919	3871	7775
15	1111	30	93	219	471	975	1983	3999	8031
St	ep Size	2	4	8	16	32	64	128	256

The normalized decode current, (I_{C,S}), is calculated using: I_{C,S} = 2(2^C(S + 16.5) - 16.5) where C = chord number; S = step number. The ideal decode current, (I_{OD}), in μ A is calculated using:

loo = (lc, s/l7, 15(norm.)) · les (μΑ)

where $I_{C,S}$ is the corresponding normalized current. To obtain normalized encode current values the corresponding normalized half-step value should be added to all entries in Table 3.

Table 4 **Decoder Step Size Summary**


Chord	Step Size Normalized to Full Scale	Step Size in µA with 2007.75µA FS	Step Size as a % of Full Scale	Step Size in dB at Chord Endpoints	Step Size as a % of Reading at Chord Endpoints	Resolution & Accuracy of Equivalent Binary DAC
0	2	0.5	0.025%	0.60	6.67%	Sign + 12 Bits
1	4	1.0	0.05%	0.38	4.30%	Sign + 11 Bits
2	8	2.0	0.1%	0.32	3,65%	Sign + 10 Bits
3	16	4.0	0.2%	0.31	3.40%	Sign + 9 Bits
4	32	8.0	0.4%	0.29	3,28%	Sign + 8 Bits
5	64	16.0	0.8%	0.28	3.23%	Sign + 7 Bits
6	128	32.0	1.6%	0.28	3,20%	Sign + 6 Bits
7	256	64.0	3.2%	0.28	3.19%	Sign + 5 Bits

Table 5 **Decoder Chord Size Summary**

Chord	Chord Endpoints Normalized to Full Scale	Chord Endpoints in μ A with 2007.75 μ A FS	Chord Endpoints as a % of Full Scale	Chord Endpoints in dB Down from Full Scale
0	30	7.5	0.37%	-48.55
1	93	23.25	1.16%	-38.73
2	219	54.75	2.73%	31.29
3	471	117.75	5.86%	-24.63
4	975	243.75	12.1%	-18.32
5	1983	495.75	24.7%	-12.15
6	3999	999.75	49.8%	-6.06
7	8031	2007.75	100%	0


BASIC CIRCUIT CONNECTIONS

±10V RANGE ENCODER/DECODER CONNECTIONS



LIC-283

COMPLIANCE EXTENSION **USING AC COUPLED OUTPUT**




IDEAL VALUES:

IREF = 528µA IFS = 2007.75µA

LIC-284


LOW INPUT IMPEDANCE CONNECTION



IREF " VIN/RIN + VREF/RREF IFS = 4 . IREF

LIC-285


HIGH INPUT IMPEDANCE CONNECTION




IREF = (VREF - VIN)/RREF IFS = 4 . IREF

LIC-286

LOGARITHMIC DIGITAL GAIN CONTROL (Notes 4 & 5)




REFERENCE AMPLIFIER DYNAMIC TEST CIRCUIT




Notes: 4. Low distortion outputs are provided over a 72dB range.
5. Up to 4 channels of output may be selected by E/D and SB logic inputs.


LIC-287

TYPICAL PERFORMANCE CURVES







Input Frequency Response SMALL SIGNAL TOOMY PEAK




Reference Amplifier input Common-Mode Range (Note 9)




Power Supply Currents




Power Supply Currents Versus Temperature




Output Current Versus Output Voltage




Bit Transfer Characteristics



Logic Input Current Versus Input Voltage and Logic Input Range (Note 11)



Output Full Scale Current Versus Reference Input Current



LIC-289

6. THD is nearly independent of the logic input code.

Similar results are obtained for a high input impedance connection using V_{R(-)} as an input.
 Increased distortion above 50kHz is due to a slaw rate limiting effect which determines the large signal bandwidth. For an input of ±2.5V peak (25% modulation), the bandwidth is 100kHz.


9. Positive common mode range is always (V+) -1.5V.

10. All bits are fully switched with less than a half step error at switching points which are guaranteed to lie between 0.8V and 2.0V over the operating temperature range.

11. The logic input voltage range is independent of the positive power supply and logic inputs may swing above the supply.

TIME SHARED CONVERTER CONNECTIONS

SINGLE CHANNEL PCM CODEC - PARALLEL DATA I/O




LIC-290

APPLICATION INFORMATION

- To perform a transmit operation cycle the START pulse must be held low for one clock cycle; the receive operation is performed without the successive approximation register, SAR.
- XMT and RECEIVE command signals are mutually exclusive.
- Duration of the RECEIVE command signal must accommodate the Am6072 settling time plus the sampling time required by the sample and hold, (S & H), circuit used at the CODEC's analog output. The receiving data must not change during this time.
- 4. A XMT command signal must be issued after a high-to-low transition of the CONVERSION COMPLETE, CC, signal. Its duration depends on the time required by the digital time division switch circuitry to sample the 8-bit parallel transmit data bus.
- 5. Data conversion for a transmit operation is completed in 9 clock cycles because the SAR must be initialized before every new conversion. Data conversion for a receive operation corresponds to the Am6072 settling time; the receiving and transmit data transfers can be done simultaneously by employing separate transmit and receive data buses and utilizing data storage devices for the receive data.
- A sample command pulse for a transmit operation can coincide with the START pulse; its duration depends on the sample and hold circuit used at the CODEC's analog input.
- A sample command pulse for a receive operation must be delayed from a low-to-high transition of the RECEIVE command signal by an amount equal to the Am6072 settling time. Its termination can coincide with a high-to-low transition of the RECEIVE command signal.

TIME SHARED CONVERTER CONNECTIONS (Cont.)

SINGLE CHANNEL PCM CODEC - SERIAL DATA I/O




L(C-291

APPLICATION INFORMATION

- Before beginning either a transmit or a receive operation, the START signal must be held low for one complete clock cycle.
- XMT and RECEIVE command signals are mutually exclusive. Their durations must accommodate the time required for conversion of an outgoing or an incoming series of 8 digital bits, respectively.
- Data conversion for either operation, transmit or receive, is completed in 9 clock cycles.
- During the receive cycle the successive approximation register, SAR, is acting as a serial-in to parallel-out shift register, with data supplied from data storage devices.
- A sample command pulse for a transmit cycle must be issued before a XMT command signal; its duration depends on the sample and hold, S & H, circuit used.
- 6. A sample command pulse for a receive cycle must be delayed by a time equal to the <u>Am6072 settling time after a high-to-low transition of the CONVERSION COMPLETE</u>, <u>CC</u>, signal occurs.

8 LINE CODEC TDM PCM/PABX SYSTEM - BLOCK DIAGRAM



LIC-294

COMPANDOR TRACKING SPECIFICATION 1.25 1.0 BELL D3 SYSTEM SPECIFICATION (MAXIMUM) SPECIFICATION (MAXIMUM) 0.25 SPECIFICATION (MAXIMUM) 0.25 0.2

ATTENUATOR FILTER ENCODER (Am8072) MP-200CD OSCILLATOR OR EQUIVALENT FILTER DECODER (Am8072) PH-400CD VOLTMETER OR EQUIVALENT

COMPANDOR TRACKING TEST BLOCK DIAGRAM


D3 NOISE AND DISTORTION SPECIFICATION

LIC-293

The Am6072 has a negligible idle channel noise contribution. Signal-to-quantizing-distortion ratio, (\$/D), is guaranteed to exceed the minimum values specified for D3 channels as follows:

Input Level 1020 Hz Sinewave	S/D, C-Message Weighting
0 to -30 dBmo	33 dB
At -40 dBmo	27 dB
At -45 dBmo	22 dB


DECODER OPERATION DURING SIGNALLING FRAME



LIC-295

The Am6072 can perform the decoding function in a D3 channel bank system. During signalling frames the least significant bit, B7, of each 8-bit word is used for signalling messages and only seven bits are used for sample coding. In order to minimize the quantizing error during these signalling frames, the Am6072 output is increased by a half step from its corresponding decode output value by switching the E/D input from a logic level 0 to a logic 1.

Metallization and Pad Layout



80 X 114 Mils

Distinctive Characteristics


- Tested to CCITT A-law tracking specification
- Absolute accuracy specified includes all errors over temperature range
- Settling time 300ns typical
- Ideal for multiplexed PCM systems
- Output dynamic range of 62 dB

- Improved pin-for-pin replacement for DAC-87
- Microprocessor controlled operations
- Multiplying operation
- Negligible output noise
- Monotonicity guaranteed over entire dynamic range
- Wide output voltage compliance
- Low power consumption


GENERAL DESCRIPTION

The Am6073 is a monolithic 8-bit, companding digital-toanalog (D/A) data converter with true current outputs and large output voltage compliance for fast driving a variety of loads. The transfer function of the Am6073 complies with the CCITT A-87.6 companding law, and consists of 13 linear segments or chords. A particular chord is identified with the sign bit input, (SB), and three chord select input bits. Each chord contains 16 uniformly spaced linear steps which are determined by four step select input bits. The resulting dynamic range achieved with this 8-bit format is 62dB. Accuracy and monoticity are assured by the internal circuit design and are guaranteed over the full temperature range. The Am6073 is tested to the CCITT A-law compandor tracking specification for pulse code modulation (PCM) transmission systems. The application of the Am6073 in communication systems provides an increased signal-to-noise ratio, reduces system signal distortion, and stimulates wider usage of computerized channel switching. Other application areas include digital audio recording, voice synthesis, and secure communications. When used in PCM communication systems, the Am6073 functions as a complete PCM decoder with additional encoding capabilities which make it ideal for implementation in CODEC circuits.

FUNCTIONAL BLOCK DIAGRAM



CONNECTION DIAGRAM Am6073



Top View

Pin 1 is marked for orientation.


LIC-297


ORDERING INFORMATION

Part Number	Temperature	Accuracy		
Am6073DM	-55°C to +125°C	Conforms to CCITT		
Am6073DC	0°C to +70°C	A-law specification		

Other AMD Companding D/A Converters					
Am6070DM, DC Conforms to industrial μ-law spec.					
Am6071DM, DC	Conforms to industrial A-law spec.				
AM6072DM, DC	Conforms to Bell D3 spec.				

SIMPLIFIED CONVERSION TRANSFER FUNCTIONS





3-64

MAXIMUM RATINGS above which useful life may be impaired

		<u> </u>	
V+ Supply to V— Supply	36V	Operating Temperature	
V _{LC} Swing	V- plus 8V to V+	MIL Grade	-55°C to +125°C
Output Voltage Swing	V- plus 8V to V- plus 36V	COM'L Grade	0°C to +70°C
Reference Inputs	V- to V+	Storage Temperature	-65°C to +150°C
Reference Input Differential V	oltage ±18V	Power Dissipation T _A ≤ 100°C	500mW
Reference Input Current	1,25mA	For T _A > 100°C derate at	10mW/°C
Logic Inputs	V-plus 8V to V-plus 36V	Lead Soldering Temperature	300°C (60 sec)

GUARANTEED FUNCTIONAL SPECIFICATIONS

Resolution	±128 Steps
Monotonicity	For both groups of 128 steps and over full operating temperature range
Dynamic Range	62 dB, (20 log (I _{7, 15} /I _{0, 1}))

ELECTRICAL CHARACTERISTICS (Note 1)

These specifications apply for V₊=+15V, V₋=-15V, I_{REF}=512 μ A, 0°C \leq T_A \leq +70°C, for the commercial grade, -55°C \leq T_A \leq +125°C, for the military grade, and for all 4 outputs unless otherwise specified.

Parameter	Descript	ion	Test Condition	Min.	Тур.	Max.	Unit	
t _S Settling Time		To within ±1/2 step at TA Output switched from IZS	-	300	500	ns		
	Chord Endpoint Accurac	γ .				<u> </u>		
	Step Nonlinearity	· — — —	1					
IEN	Encode Current							
IFS(D)	Full Scale Current Deviation from Ideal Full Scale Current Symmetry Error Decode or Encode Pair Zero Scale Current Full Scale Current Drift		VREF = +10,000V RREF+ = 19.53kΩ	See Table 1 for absolute accuracy limits which cover all errors related to the transfer characteristic.				
10(+)—i0(—)			RREF = 20kΩ 5V < V _{OUT} < +18V					
Izs			1					
ΔIFS			1					
Voc	Output Voltage Compliance		Output within limits specifi	~5		+18	Volts	
^I DIS	Disable Current		Leakage of output disabled by E/D or SB		_	5.0	50	nA
1FSR	Output Current Range		:		0	2.0	4.2	mA
VIL	Logic Input	Logic "0"			_		0.8	Volts
VIH	Levels .	Logic "1"	V _{LC} =0V		2.0			Volts
IN.	Logic Input Current		V _{IN} = -5V to +18V		ī-		40	μА
VIS	Logic Input Swing		V-=-15V		-5		+18	Volts
IBREF-	Reference Bias Current				_	-1.0	-4.0	μΑ
dI/dt	Reference Input Slew Ra	te			0.12	0.25		mA/μs
PSSIFS+	Power Supply Sensitivity		V+ = +4.5 to +18V, V- = -	15V	_	0.005	0.1	40
PSSIFS-	(Refer to Characteristic Curves)		V- = -10.8V to -18V, V+ = +15V			0.01	0.1	dB
I+	Power Supply Current		V+ = +5V to +15V, V- = -15V, Ips = 2.0mA		_	2.7	4.0	
I-	· Ottor Gappiy Current					-6.7	-8.8	mA
PD	Power Dissipation		V- = -15V, VOUT = 0V	V+ = +5V	_	114	152	- IAI
			IFS = 2.0mA V+ = +15V		_	141	192	- mW

Note 1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero (C₀) the step size is 1.0µA, while in the last chord near full scale (C₇) the step size is 64µA.

ELECTRICAL CHARACTERISTICS (Cont.)

TABLE I

ABSOLUTE DECODER OUTPUT CURRENT LEVELS IN μ A

STEP	CHORD										
O I E	0	1	2	3	4	5	6	7			
0	.000	16.032	32.064	64.127	128.25	256.51	513.02	1026.04			
	.500	16.500	33.000	66.000	132.00	284.00	528.00	1056.00			
	1.000	16.982	33.964	67.927	135.85	271.71	543.42	1086.84			
1	1.000	17.003	34.007	68.014	138.03	272.06	544,11	1088.22			
	1.500	17.500	35.000	70.000	140.00	280.00	560.00	1120.00			
	2.000	18.011	36.022	72.044	144.09	288.18	578.35	1152.70			
2	2.103	17.975	35.950	71.900	143.80	287.60	575.20	1150.41			
	2.500	18.500	37.000	74.000	148.00	296.00	592.00	1184.00			
	2.971	19.040	38.080	76.161	152.32	304.64	609.29	1218.57			
3	2.945	18.947	37.893	75.787	151.57	303.15	606.30	1212.59			
	3.500	19.500	39.000	78.000	156.00	312.00	624.00	1248.00			
	4.160	20.069	40.139	60.278	160.56	321.11	642.22	1284.44			
4	4.248	19.918	39.837	79.673	169.35	318.69	637,39	1274.78			
	4.500	20.500	41.000	82.000	164.00	328.00	656.00	1312.00			
	4.767	21.099	42.197	84.394	168.79	337.58	675.16	1350.31			
5	5.192	20.890	41,780	83.560	167.12	334.24	668.48	1336.96			
	5.500	21.500	43,000	86.000	172.00	344.00	688.00	1376.00			
	5.828	22.128	44,256	68.511	177.02	354.04	708.09	1416.18			
6	6.136	21.882	43.723	87,447	174.89	349.79	699.57	1399.14			
	6.500	22.500	45.000	90,000	180.00	360.00	720.00	1440.00			
	6.885	23.157	46.314	92,628	185.26	370.51	741.02	1482.05			
7	7.080	22.833	45.687	91.333	182.67	365.33	730.66	1461.33			
	7.500	23.500	47.000	94.000	188.00	378.00	752.00	1504.00			
	7.944	24.186	48.372	96.745	193.49	386.98	773.96	1547.92			
8	8.025	23.805	47.610	96.220	190.44	380.88	761.76	1523.61			
	8.500	24.500	49.000	98.000	196.00	392.00	784.00	1568.00			
	9.004	25.215	50.431	100.862	201.72	403.45	806.89	1813.79			
9	8.969	24.777	49.553	99.106	198.21	396.42	792.85	1685.70			
	9.500	25.500	51.000	102.000	204.00	408.00	816.00	1632.00			
	10.063	26.245	52.489	104.978	209.96	419.91	839.83	1679.66			
10	9.913	25.748	51,496	102.993	205.99	411.97	823.94	1647.88			
	10.500	26.500	53,000	106.000	212.00	424.00	848.00	1696.00			
	11.122	27.274	54,548	109.095	218.19	436.38	872.76	1745.52			
11	10.857	26.720	53.440	106.879	213.76	427.52	855.03	1710.07			
	11.500	27.500	55.000	110.000	220.00	440.00	880.00	1760.00			
	12.181	28.303	56.606	113.212	226.42	452.85	905.70	1811.39			
12	11.801	27.691	55.383	110.766	221.53	443.06	886.12	1722.25			
	12.500	28.500	57.000	114.000	228.00	456.00	912.00	1824.00			
	13.241	29.332	58.664	117.329	234.66	469.32	938.63	1877.26			
13	12.745	28.663	57.326	114.652	229.30	458.61	917.22	1834.43			
	13.500	29.500	59.000	118.000	236.00	472.00	944.00	1868.00			
	13.894	30.361	60.723	121.446	242.89	485.78	971.57	1943.13			
14	14,089	29.635	59.269	118.539	237.08	474.15	948.31	1896.62			
	14,500	30.500	81.000	122.000	244.00	488.00	976.00	1952.00			
	14,923	31.391	62.781	125.582	251.12	502.25	1004.50	2009.00			
15	15.060	30.506	61.231	122.425	244.85	489.70	979.40	1958.80			
	15.500	31.500	63.000	126.000	252.00	504.00	1008.00	2016.00			
	15.953	32.420	64.840	129.679	259.36	518.72	1037.43	2074.87			
STEP SIZE	1	1	2	4	8	16	32	64			

Minimum, ideal and maximum values are specified for each step. The minimum and maximum values are specified to comply with the CCITT A-law compandor tracking requirements. All four outputs are guaranteed, the encode outputs being specified to limits a half step higher than those shown above. This takes into account the combined effects of chord endpoint accuracy, step nonlinearity, encode current error, full scale current deviation from ideal, full scale symmetry error, zero scale current, full scale drift, and output impedance over the specified output voltage compliance range. Note that the guaranteed monotonicity ensures that adjacent step current levels will not overlap as might otherwise be implied from the minimum and maximum values shown in the above table.

TABLE 2
IDEAL DECODER OUTPUT VALUES EXPRESSED IN dB DOWN FROM OVERLOAD LEVEL (+3dBmo)

oren.				CHORD				
STEP	0	1	2	3	4	5	- 6	7
•	-69.11	-38.74	-35.72	-26.70	-20.68	-14.66	-8.64	-2.62
1	-59.57	-38.23	-32.21	-26.19	-20.17	-14.15	-8.13	-2.11
2	-65.13	-37.75	-31.73	-25.71	-19.68	-13.66	-7.64	-1.62
3	-52.21	-37.29	-31.27	-25.25	-19.23	-13.21	~7.19	-1.17
4	-50.03	-36.85	-30.83	-24.81	~18.79	-12.77	-6.75	-0.73
5	-48.28	-36.44	-30.42	-24.40	-18.38	-12.36	-6.34	-0.32
6	-46.83	-36.05	-30.03	-24.00	-17.98	-11.96	-5.94	+0.08
7	-45.59	-35.67	-29.65	-23.63	-17.61	-11.59	-5.57	+0.46
8	-44.50	-35.31	-29.29	-23.27	~17.24	-11.22	-5.20	+0.82
ġ	-43.54	-34.96	-28.94	-22.92	-16.90	-10.88	-4.86	+1.18
10	-42.67	-34.62	-28.60	-22.58	-16.56	-10.54	-4.52	+1.50
11	-41.88	-34.30	-28.28	-22.26	-16.24	-10.22	-4.20	+1.82
12	-41.15	-33.99	-27.97	~21.95	-15.93	-9.91	-3.89	+2.13
13	-40,48	~33.69	-27.67	-21.55	-15.63	-9.61	-3.59	+2.43
14	-39.86	-33.40	-27.38	-21.36	-15.34	-9.32	-3.30	+2.72
15	-39.28	-33.12	-27.10	-21.08	-15.06	-9.04	-3.02	+3.00

The -40dBmo, -50dBmo, and -55dBmo output points significant for the CCITT A-87.6 PCM system specification can be found between steps 13 and 14 on chord 0, steps 4 and 5 on chord 0, and steps 2 and 3 on chord 0, respectively. Outputs corresponding to points below -55dBmo are specified in Table 1 for an accuracy of \pm a half step.

THEORY OF OPERATION

Functional Description

The Am6073 is an 8-bit, nonlinear, digital-to-analog converter with high impedance current outputs. The output current value is proportional to the product of the digital inputs and the input reference current. The full scale output current, l_{FS} , is specified by the input binary code 111 1111, and is a linear function of the reference current, l_{REF} . There are two operating modes, encode and decode, which are controlled by the Encode/Decode, (E/D), input signal. A logic 1 applied to the E/D input places the Am6073 in the encode mode and current will flow into the $l_{OE(+)}$ or $l_{OE(-)}$ output, depending on the state of the Sign Bit (SB) input. A logic 0 at the E/D input places the Am6073 in the decode mode.

The transfer characteristic is a piece-wise linear approximation to the CCITT A-87.6 logarithmic law which can be written as follows:

 $Y = 0.18 (1 + ln (A |X|)) sgn (X), 1/A \le |X| \le 1$

 $Y = 0.18 (A |X|) sgn (X), 0 \le |X| \le 1/A$

where: X = analog signal level normalized to unity (encoder input or decoder output)

> Y = digital signal level normalized to unity (encoder output or decoder input)

A = 87.6


The current flows from the external circuit into one of four possible analog outputs determined by the SB and E/\overline{D} inputs. The output current transfer function can be represented by a total of 16 segments or chords addressable through the SB input and three chord select bits. The two chords closest to the origin of the transfer function, chord 0 and chord 1, are made colinear and contiguous. The beginning of chord 0, specified by the input binary code 000 0000, is offset by $+0.5\mu A$. Each chord can be further divided into 16 steps, all of the same size. The step size changes from one chord to another, with the smallest step of $1.0\mu A$ found in the first two chords near zero output current, and the largest step of $64\mu A$ found in the last chord near full scale output current. This nonlinear feature provides exceptional accuracy for small signal levels. The accuracy for signal amplitudes corres-

ponding to chords 0 and 1 is very close to that of an 11-bit linear, binary D/A converter. The ratio (in dB) between the chord endpoint current, (Step 15), and the current which corresponds to the preceding step, (Step 14), is maintained at about 0.3dB over the entire dynamic range, with the exception of chord 0. The difference between the ratios of full scale current to chord endpoint currents of adjacent chords is similarly maintained at 6dB over the entire dynamic range. Resulting signal-to-quantizing distortions due to nonuniform quantizing levels maintain an acceptably low value over a 40dB range of input speech signals. Note that the 62dB output dynamic range for the Am6073 is very close to the dynamic range of a sign plus 11-bit linear, binary D/A converter.

In order to achieve a smoother transition between adjacent chords, the step size between these chord end points is equal to 1.5 times the step size of the lower chord. Note that this does not apply to chord 0 and chord 1 where adjacent end points differ by only one step, because these two chords are colinear and have the same step sizes. Monotonic operation is guaranteed by the internal device design over the entire output dynamic range by specifying and maintaining the chord end points and step size deviations within the allowable limits.

Operating Modes


The basic converter function is conversion of digital input data into a corresponding analog current signal, i.e., the basic function is digital-to-analog decoding. The basic decoder connection for a sign plus 7-bit input configuration is shown in Figure 1. The corresponding dynamic range is 62dB, and input-output characteristics conform to the standard decoder transfer function with output current values specified in Table 1. The $E\overline{D}$ input enables switching between the encode, $I_{OE(+)}$ or $I_{OE(-)}$, and the decode, $I_{OD(+)}$ or $I_{OD(-)}$, outputs. A typical encode/decode test circuit is shown in Figure 2. This circuit is used for output current measurements. When the $E\overline{D}$ input is high, (a logic 1), the converter will assume the encode operating mode and the output current will flow into one of the I_{OE} outputs (as determined by the SB input). When operating in the encode mode as shown



IREF = VREF/RREF IDEAL VALUES: IREF = 512 µA, IFS = 2016 µA

	E/Ď	SB	В1	B ₂	В3	B4	85	Be	87	€o
POSITIVE FULL SCALE	0		1	1	1	1	1	1	1	5.040V
(+) ZERO SCALE +1 STEP	0	1	0	0	0	0	0	0	1	0.004V
(+) ZERO SCALE	٥	\neg	0	0	0	~	•	_	0	0.0012V
(-) ZERO SCALE	-	0.	0	0	0	0	0	-	0	-0.0012V
(-) ZERO SCALE +1 STEP	0	٥	0	0	0	0	0	0	1	-0.004V
NEGATIVE FULL SCALE	0	_ 0 .	1	1	1	7	7	1	1	-5.040V

Figure 1. Detailed Decoder Connections.



LINE SELECTION TABLE

	TEST GROUP	E/D	SB	OUTPUT MEASUREMENT		
1	1	1	,	IOE (+)	(E01/R1)	
i	2	1	0	IOE (-)	(E01/R2)	
i	3	0	1	100 (+)	(E ₀₂ /R ₃)	
ı	4	0	0	100 (-1	(E ₀₂ /R ₄)	

Figure 2. Output Current DC Test Circuit.

in Figure 3, an offset current equal to a half step in each chord is required to obtain the correct encoder transfer characteristic. Since the size of this step varies from one chord to another, it cannot easily be added externally. As indicated in the block diagram this required half step of encode current, IEN, is automatically added to the IOE output through the internal chip design. This additional current will, for example, make the ideal full scale current in the encode mode larger than the same current in the decode mode by 32μ A. Similarly, the current levels in the first chord near the origin will be offset by 0.5 µA, which will bring the ideal encode current value for step 0 on chord 0 to $\pm 1.0 \mu$ A with respect to the corresponding decode current value of 0.5 µA. This additional encode half step of current can be used for extension of the output dynamic range from 62dB to 66dB, when the converter is performing only the decode function. The corresponding decoder connection utilizes the E/D input as a ninth digital input and has the outputs $I_{OD(+)}$ and $I_{OE(+)}$ and the outputs $I_{OD(-)}$ and $I_{OE(-)}$ tied together, respectively.

When encoding or compression of an analog signal is required, the Am6072 can be used together with a Successive Approximation Register (SAR), comparator, and additional SSI logic elements to perform the A/D data conversion, as shown in Figure 3. The encoder transfer function, shown on page 1, characterizes this A/D converter system. The first task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input value. When the proper START, (S), and CONVERSION COM-PLETE, (CC), signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the IOE outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with the ground applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the second input to the same exclusive-or gate is held at a logic 0 level by the additional successive approximation logic shown in Figure 3. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.

The second clock pulse changes the $E\overline{D}$ input back to a logic 1 level because the \overline{CC} signal changed. It also clocks the D input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Am6073. Depending upon the SB input level, current will flow into the $I_{OE(+)}$ or $I_{OE(-)}$ output of the Am6073.


Nine clock pulses are required to obtain a digital binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting Am6073 analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the analog signals at the AID system input are usually prevented by using sample and hold circuitry.

Additional Considerations and Recommendations

In Figure 1, an optional operational amplifier converts the Am6073 output current to a bipolar voltage output. When the SB input is a logic 1, sink current appears at the amplifier's negative input, and the amplifier acts as a current to voltage converter, yielding a positive voltage output. With the SB value at a logic 0, sink current appears at the amplifier's positive input. The amplifier behaves as a voltage follower, and the true current outputs will swing below ground with essentially no change in output current. The SB input steers current into the appropriate (+) or (-) output of the Am6073. The resulting operational amplifier's output in Figure 1 should ideally be symmetrical with resistors R1 and R2 matched.

In Figure 2, two operational amplifiers measure the currents of each of the four Am6073 analog outputs. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately $2\mu A$ at full scale). The input offset currents of the A1 and A2 devices also increase output measurement error and this error is most significant near zero scale. The Am101A and 308 devices, for example, may be used for A1 and A2 since their maximum offset currents, which would add directly to the measurement error, are only 10nA and 1nA devices, with output resistor values of 2.5k Ω , also contribute to the output measurement error by a factor of 400nA for

LIC-301



every mV of offset at the A1 and A2 outputs. Therefore, to minimize error, the offset voltages of A1 and A2 should be called

The recommended operating range for the reference current I_{REF} is from 0.1mA to 1.0mA. The full scale output current, I_{FS} , is a linear function of the reference current, and may be calculated from the equation $I_{FS}=3.94\ I_{REF}$. This tight relationship between I_{REF} and I_{FS} alleviates the requirement for trimming the I_{REF} current if the I_{REF} resistor values are within $\pm 1\%$ of the calculated value. Lower values of I_{REF} will reduce the negative power supply current, (I–), and will increase the reference amplifier negative common mode input voltage range.

The ideal value for the reference current $I_{REF} = V_{REF}/R_{REF}$ is 512 μ A. The corresponding ideal full scale decode and encode current values are 2016 μ A and 2048 μ A, respectively. A percentage change from the ideal I_{REF} value produced by changes in V_{REF} or R_{REF} values produces the same percentage change in decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage V_{REF} . In this case, the reference resistor $R_{REF(+)}$ should be split into two resistors and their junction bypassed to ground with a capacitor of 0.01μ F. The total resistor value should provide the reference current $I_{REF} = 512\mu$ A. The resistor $R_{REF(-)}$ value in order to compensate for the errors caused by the reference amplifier's input offset current.

An alternative to the positive reference voltage applications shown in Figures 1, 2 and 3 is the application of a negative voltage to the $V_{R(-)}$ terminal through the resistor $R_{REF(-)}$ with the $R_{REF(+)}$ resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the $V_{R(-)}$ terminal while the reference current flows from ground through $R_{REF(+)}$ into the $V_{R(+)}$ terminal.

The Am6073 has a wide output voltage compliance suitable for driving a variety of loads. With $I_{REF} = 512\mu A$ and V = -15V, positive voltage compliance is +18V and negative

voltage compliance is -5.0V. For other values of I_{REF} and V-, the negative voltage compliance, $V_{OC(-)}$, may be calculated as follows:

$$V_{OC(-)} = (V-) + 2(I_{BEE} \cdot 1.55k\Omega) + 8.4V$$

where 1.55k Ω and 8.4V are equivalent worst case values for the Am6073.

The following table contains $V_{OC(-)}$ values for some specific V-, I_{REF} , and I_{FS} values.

Negative Output Voltage Compliance VOC(-)

v _	IREF (IFS)						
	256μA (1mA)	512μA (2mA)	1024μA (4mA)				
-12V	-2.8V	-2.0V	-0.4V				
-15V	-5.8V	-5.0V	-3.4V				
-18V	-8.8V	-8.0V	-6.4V				

The V_{LC} input can accommodate various logic input switching threshold voltages allowing the Am6073 to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 4. For TTL-driven logic inputs, the V_{LC} input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than the sum of the chosen V_{-V} value and $+10V_{-V}$

With a V- value chosen between -15V and -11V, the $V_{OC(-)}$, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen.

With a V+ value chosen between +5V and +15V, the reference amplifier common mode positive voltage range and the V_{LC} input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.





Figure 4. Interfacing Circuits for ECL, CMOS, HTL, and NMOS Logic Inputs.



INPUT CODE	OUTPUT VOLTAGE (V)				
(E/D, SB, B ₁ ,, B ₇)	"A"	"В"	c	DIFF	
10 111 1111	0				
10 110 1111	+5.00	N/A	N/A	N/A	
10 000 0000	+10.00				
01 111 1111		-5.00	+5.00	-10.00	
01 110 1111		+0.00	+5.00	-5.00	
01 000 0000	N/A	+5.00	+5.00	0	
00 000 0000	N/A	+5.00	+5.00	0	
00 110 1111 00 111 1111	l i	+5.00	+0.00	+5.00	
		+5.00	-5.00	+10.00	

Figure 5. Resistive Output Connections.

Notes: 2. Set the voltage "A" to the desired logic input switching threshold.

Allowable range of logic threshold is typically -5V to +13.5V when operating the companding DAC on +15V supplies.

ADDITIONAL DECODE OUTPUT CURRENT TABLES

Table 3
Normalized Decoder Output (Sign Bit Excluded)

				CH	IORD (C)				
		0	1	2	3	4	5	6	7
STI	EP (S)	000	001	010	011	100	101	110	111
0	0000	1	33	66	132	264	528	1056	2112
1	0001	3	35	70	140	280	560	1120	2240
2	0010	5 7	37	74	148	296	592	1184	2368
3	0011	7	39	78	156	312	624	1248	2496
4	0100	9	41	82	164	328	656	1312	2624
5	0101	11	43	86	172	344	688	1376	2752
6	0110	13	45	90	180	360	720	1440	2880
7	0111	15	47	94	188	376	752	1504	3008
8	1000	17	49	98	196	392	784	1568	3136
9	1001	19	51	102	204	408	816	1632	3264
10	1010	21	53	106	212	424	848	1696	3392
11	1011	23	55	110	220	440	880	1760	3520
12	1100	25	57	114	228	456	912	1824	3648
13	1101	27	59	118	236	462	944	1888	3776
14	1110	29	61	122	244	488	976	1952	3904
15	1111	31	63	126	252	504	1008	2016	4032
STE	P SIZE	2	2	4	8	16	32	64	128

The normalized decode current, (I_{C,S}), where C is chord number and S is step number, is calculated using: $I_{CS} = 2^C(S + 16.5)$ for C = 1, and $I_{C,S} = 2S + 1$ for C = 0. The ideal decode current, (I_{OD}), in μ A is calculated using: $I_{OD} = (I_{C,S}I_{7,15(norm.)}) \circ I_{FS}(\mu$ A), where $I_{C,S}$ is the corresponding normalized current. To obtain normalized encode values the corresponding normalized half-step value should be added to all entries in Table 3.

Table 4
Decoder Step Size Summary


Chord	Step Size Normalized to Full Scale	Step Size in µA with 2016µA F. S.	Step Size as a % of Full Scale	Step Size in dB at Chord Endpoints	Step Size as a % of Reading at Chord Endpoints	Resolution & Accuracy of Equivalent Binary DAC
0	2	1.0	0.05%	0.58	6.45%	Sign + 11 Bits
1	2	1.0	0.05%	0.28	3.17%	Sign + 11 Bits
2	4	2.0	0.1%	0.28	3.17%	Sign + 10 Bits
3	8	4.0	0.2%	0.28	3.17%	Sign + 9 Bits
4	16	8.0	0.4%	0.28	3.17%	Sign + 8 Bits
5	32	16.0	0.8%	0.28	3.17%	Sign + 7 Bits
6	64	32.0	1.6%	0.28	3.17%	Sign + 6 Bits
7	128	64.0	3.2%	0.28	3.17%	Sign + 5 Bits

Table 5
Decoder Chord Size Summary

Chord	Chord Endpoints Normalized to Full Scale	Chord Endpoints in μA with 2016μΑ F. S.	Chord Endpoints as a % of Full Scale	Chord Endpoints in dB Down from Full Scale
0	31	15.5	0.77%	-42.28
1	63	31.5	1.56%	-36.12
2	126	63.0	3.13%	-30.10
3	252	126.0	6.25%	-24.08
4	504	252.0	12.5%	-18.06
5	1008	504.0	25.0%	-12.04
6	2016	1008.0	50.0%	-6.02
7	4032	2016.0	100%	0


BASIC CIRCUIT CONNECTIONS

±10V RANGE ENCODER/DECODER CONNECTIONS



LIC-304


COMPLIANCE EXTENSION USING AC COUPLED OUTPUT



IDEAL VALUES: IREF = 512µA IFS = 2016µA


LIC-305

LOW INPUT IMPEDANCE CONNECTION



!REF = $V_{IN}/R_{IN} + V_{REF}/R_{REF}+$!FS $\approx 4(!REF)$!REF_ = [(RREF+)(RIN)]/(RREF+ + RIN)


HIGH INPUT IMPEDANCE CONNECTION



IREF = (VREF - VIN)/RREF+

LIC-307


LOGARITHMIC DIGITAL GAIN CONTROL (Notes 4, 5)



LIC-308

LIC-306

REFERENCE AMPLIFIER DYNAMIC TEST CIRCUIT




Notes: 4. Low distortion outputs are provided over 62dB range.


5. Up to 4 channels of output may be selected by E/D and SB logic inputs.

TYPICAL PERFORMANCE CURVES


Reference Amplifier **Total Harmonic Distortion** Versus Frequency (80kHz Filter) (Notes 6, 7, 8)




Reference Amplifier Input Frequency Response




Reference Amplifier Input Common-Mode Range (Note 9)




Power Supply Currents




Power Supply Currents Versus Temperature




Output Current Versus Output Voltage (Output Voltage Compliance)




Bit Transfer Characteristics (Note 10)



Logic Input Current Versus Input Voltage and Logic Input Range



Output Full Scale Current Versus Reference Input Current



LIC-310

Notes: 6. THD is nearly independent of the logic input code.

 Similar results ere obtained for a high input impedance connection using V_{R(-)} as an input.
 Increased distortion above 50kHz is due to a slew rate limiting effect which determines the large signal bandwidth. For an input of ±2.5V peak (25%) modulation), the bandwidth is 100kHz.


9. Positive common mode range is always (V+) -1.5V.

10. All bits are fully switched with less than a half step error at switching points which are guaranteed to lie between 0.8V and 2.0V over the operating temperature range.

11. The logic input voltage range is independent of the positive power supply and logic inputs may swing above the supply.

TIME SHARED CONVERTER CONNECTIONS

SINGLE CHANNEL PCM CODEC - PARALLEL DATA I/O




APPLICATION INFORMATION

- To perform a transmit operation cycle the START pulse must be held low for one clock cycle; the receive operation is performed without the successive approximation register, SAR.
- XMT and RECEIVE command signals are mutually exclusive.
- Duration of the RECEIVE command signal must accommodate the Am6073 settling time plus the sampling time required by the sample and hold, (S & H), circuit used at the CODEC's analog output. The receiving data must not change during this time.
- 4. A XMT command signal must be issued after a high-to-low transition of the CONVERSION COMPLETE, CC, signal. Its duration depends on the time required by the digital time division switch circuitry to sample the 8-bit parallel transmit data bus.
- Data conversion for a transmit operation is completed in 9 clock cycles because the SAR must be initialized before

- every new conversion. Data conversion for a receive operation corresponds to the Am6073 settling time; the receiving and transmit data transfers can be done simultaneously by employing separate transmit and receive data buses and utilizing data storage devices for the receive data.
- A sample command pulse for a transmit operation can coincide with the START pulse; its duration depends on the sample and hold circuit used at the CODEC's analog input.
- 7. A sample command pulse for a receive operation must be delayed from a low-to-high transition of the RECEIVE command signal by an amount equal to the Am6073 settling time. Its termination can coincide with a high-to-low transition of the RECEIVE command signal.
- The code assignment for outgoing or incoming parallel data provides uncomplemented binary values for signal sign and magnitude. The data bus, as a result, yields "high zeros" density for small signal amplitudes.

TIME SHARED CONVERTER CONNECTIONS (Cont.)


SINGLE CHANNEL PCM CODEC - SERIAL DATA I/O




APPLICATION INFORMATION

- Before beginning either a transmit or a receive operation, the START signal must be held low for one complete clock cycle.
- XMT and RECEIVE command signals are mutually exclusive. Their durations must accommodate the time required for conversion of an outgoing or an incoming series of 8 digital bits, respectively.
- Data conversion for either operation, transmit or receive, is completed in 9 clock cycles.
- During the receive cycle the successive approximation register, SAR, is acting as a serial-in to parallel-out shift re-

- gister, with data supplied from data storage devices.
- A sample command pulse for a transmit cycle must be issued before a XMT command signal; its duration depends on the sample and hold, S & H, circuit used.
- A sample command pulse for a receive cycle must be delayed by a time equal to the <u>Am6073 settling time after a</u> high-to-low transition of the <u>CONVERSION COMPLETE</u>, <u>CC</u>, signal occurs.
- 7. The code assignment for outgoing or incoming parallel data provides uncomplemented binary values for signal sign and magnitude. The data bus, as a result, yields "high zeros" density for small signal amplitudes.






CCITT NOISE AND DISTORTION SPECIFICATION

The Am6073 has a negligible idle channel noise contribution. Signal-to-quantizing-distortion ratio, (S/D), is guaranteed to exceed the minimum values specified for PCM channels at audio frequencies as follows:

Input Level 1020 Hz Sinewave	S/D, C-Message Weighting
0 to -30 dBmo	33 dB
At -40 dBmo	27 dB
At -45 dBmo	22 dB



Am6080

Microprocessor System Compatible 8-Bit High Speed Multiplying D/A Converter

DISTINCTIVE CHARACTERISTICS

- 8-Bit D/A with 8-Bit input data latch
- Compatible with most popular microprocessors including the Am9080A-4 and the Am2900
- · Write, Chip Select and Data Enable logic on chip
- DAC appears as memory location to microprocessor
- MSB inversion under logic control
- Differential current output
- Choice of 6 coding formats

- Fast settling current output −160ns
- Nonlinearity to ±0.1% max over temperature range
- Full scale current pre-matched to ±1 LSB
- High output impedance and voltage compliance
- Low full scale current drift ±5ppm/°C
- Wide range multiplying capability −2.0MHz bandwidth
- Direct interface to TTL, CMOS, NMOS
- High speed data latch 80ns min write time

GENERAL DESCRIPTION

The Am6080 is a monolithic 8-bit multiplying Digital-to-Analog converter with an 8-bit data latch, chip select and other control signal lines which allow direct interface with microprocessor buses.


The converter allows a choice of 6 different coding formats. The most significant bit (D_7) can be inverted or non-inverted under the control of the code select input. The code control also provides a zero differential current output for 2's complement coding. A high voltage compliance, complementary current output pair is provided. The data latch is very high speed which makes the Am6080 capable of interfacing with high speed microprocessors.

Monotonic multiplying performance is maintained over a more than 40 to 1 reference current range. Matching within ± 1 LSB


between reference and full scale current eliminates the need for full scale trimming in most applications.

The Am6080 guarantees full 8-bit monotonicity. Nonlinearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the full power supply voltage and temperature range.

Applications for the Am6080 include microprocessor compatible data acquisition systems and data distribution systems, 8-bit A/D converters, servo-motor and pen drivers, waveform generators, programmable attenuators, analog meter drivers, programmable power supplies, CRT display drivers and high speed modems.



CONNECTION DIAGRAM Top View



ORDERING INFORMATION

Package Temperature Type Range		Nonlinearity	Order Number		
Hermetic	-55°C to +125°C	.1%	Am6080ADM		
DIP		.19%	Am6080DM		
Hermetic	0°C to +70°C	.1%	Am6080ADC		
DIP		.19%	Am6080DC		
Molded	00104700	.1%	Am6080APC		
DIP		.19%	Am6080PC		

MAXIMUM RATINGS

Operating Temperature		Power Supply Voltage	±18V
Am6080ADM, Am6080DM	-55°C to +125°C	Logic Inputs	-5V to +18V
Am6080ADC, Am6080DC		Analog Current Outputs	-12V to +18V
Am6080APC, Am6080PC	0°C to +70°C	Reference Inputs (V ₁₄ V ₁₅)	V- to V+
Storage Temperature	-65°C to +150°C	Reference Input Differential Voltage (V ₁₄ to V ₁₅)	±18V
Lead Temperature (Soldering, 60 sec)	300°C	Reference Input Current (I14)	1.25mA

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_{+}=+5V$, $V_{-}=-15V$, $I_{REF}=0.5mA$, over the operating temperature range unless otherwise specified. Output characteristics refer to all outputs.

·			•		Am6080#	4	Am6080			
Parameter	Des	scription	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
	Resolutio	n		8	8	8	8	8	8	bits
	Monotoni	city		8	8	8	8	8	8	bits
D.N.L.	Differentia Nonlinea			-	_	±0.19	-	_	±0.39	%FS
N.L.	Nonlinear	ity		-	-	±0.1	-		±0.19	%FS
l _{FS}	Full Scale	e Current	$V_{REF} = 10.000V$ $R_{14} = R_{15} = 20.000k\Omega$ $T_{A} = 25^{\circ}C$	1.984	1.992	2.000	1.976	1.992	2.008	mA
TCIES	Full Scale	Tamnoo		-	±5	±20	-	±10	±40	ppm/°C
TOIFS	ruii Scale	7 Tellipco		_	.0005	±.002		.001	±.004	%FS/°C
Voc	Output Vo			-10	-	+18	-10	-	+18	Volts
I _{FS8}	Full Scale Symmet		I _{FS1} - I _{FS1}	-	±0.1	±1.0	-	±0.2	±2.0	μΑ
İzs	Zero Sca	e Current		-	0.01	0.4	-	0.01	0.8	μΑ
	Reference Current Range		V- = -5V	0	0.5	0.55	0	0.5	0.55	
IRR			V- = −15V	0	0.5	1.1	0	0.5	1.1	mA
VIL	Logic	Logic "0"		_	_	0.8	-	_	0.8	
VIH	Input Levels	Logic "1"		2.0	_		2.0	-	_	Volts
lin	Logic Inp	ut Current	V _{IN} = -5V to +18V	-	_	40	-	-	40	μА
V _{IS}	Logic Inpi	ut Swing	V- = -15V	-5		+18	-5	_	+18	Voits
l ₁₅	Reference	Bias		-	-0.5	-2.0	-	-0.5	-2.0	μΑ
dI/dt	Reference Slew Ra		R _{14(EQ)} = 800Ω CC = 0pF	4.0	8.0	-	4.0	8.0	-	mA/μs
PSSI _{FS+}	Power Su	pply	V+ = +4.5V to +5.5V, V- = -15V	-	±0.0003	±0.01	-	±0.0005	±0.01	~50
PSSI _{FS} _	Sensitivi	ty	V- = -13.5V to - 16.5V, V+ = +5V	-	±0.0005	±0.01	_	±0.0005	±0.01	%FS
V+	Power Su	pply	I _{REF} = 0.5mA, V _{OUT} = 0V	4.5	-	18	4.5	-	18	Volts
V-	Range		IREF = 0.5IIIA, VOUT = 0V	-18	-	-4.5	-18	-	-4.5	Voits
i+			V+ = +5V, V- = -5V		9.8	14.7		9.8	14.7	
1-			VT - +5V, V = -5V	_	-7.4	-9.9	-	-7.4	-9.9	
1+	Power Supply Current		V+ = +5V, V- = -15V	_	9.8	14.7	_	9.8	14.7	mA.
<u> -</u>					-7.4	-9.9	-	-7.4	-9.9	mA
I+			V+ = +15V, V- = -15V		9.8	14.7	-	9.8	14.7	
1-				_	-7.4	-9.9	-	-7.4	-9.9	
. [Power	1	V+ = +5V, V- = -5V	-	86	123		86	123	
Po (Power Dissipati	on [V+ = +5V, V- = -15V	-	160	222	-	160	222	mW
		Ţ	V+ = +15V, V- = -15V	-	258	369	_	258	369	

	FUNCTIONAL PIN DESCRIPTION Function	DE	Data Latch Enable — This active low input is used to enable the data latch. The \overline{CS} , \overline{DE} , and \overline{W} must be active in order to write into the data latch.
D ₀ -D ₇	D_0 - D_7 are the input bits 1-8 to the input data latch. Data is transferred to the data latch when \overline{CS} , \overline{DE} , and \overline{W} are active and is latched when any of the	CODE SEL	$\label{eq:code_Select} \begin{tabular}{ll} Code Select - When CODE SEL = 0, the MSB (D_7) is inverted and 1 LSB balance current is added to the $\overline{l_0}$ output. \\ \end{tabular}$
cs	enable signals go inactive. Chip Select - This active low input signal enables	V _{REF(+)}	Positive and negative reference voltage to the reference bias amplifier. These differential inputs allow the use of positive, negative and bipolar references.
	the Am6080. Writing into the data latch occurs only when the device is selected.	COMP	Compensation - Frequency compensating terminal for the reference amplifier.
w	Write $-$ This active low control signal enables the data latch when the $\overline{\text{CS}}$ and $\overline{\text{DE}}$ inputs are active.	10, 10	These are high impedance complementary current outputs. The sum of these currents is always equal to $I_{\rm FS}$

FUNCTION TABLES

DATA LATCH CONTROL

CS	W	DE	Data Latch
0	0	0	Transparent
×	X	1	Latched
Х	1	X	Latched
1	Х	X	Latched

X = Don't Care

CODE SELECT

SEL	Function
0	MSB inverted (Note 1)
1	MSB Non-inverted

Note 1. LSB balance current is added to the 10 output.

AC CHARACTERISTICS


 $V_{+}=+5V, V_{-}=-15V, I_{REF}=0.5mA, R_L<500\Omega, C_L<15pF$ over the operating temperature range unless otherwise specified

				_	Commercial Temp. Grades		Military Temp. Grades			}	
Parameter	Description Settling Time, All Bits Switched		Conditions T _A = 25°C Settling to ±1/2LSB	Min.	Min. Typ.	Max.	Min.	Typ.	Max.	Unit	
ts										ns	
tpLH	Propagation	Each bit	T _A = 25°C		80	160		80	160	ns	
tpHL	· · ·	All bits switched	50% to 50%		80	160		80	160] "	
tон	Data Hold Time		See timing diagram	10	-30		10	-30		ns	
tos	Data Set Up Time		See timing diagram	80	35		100	35		ns	
tow	Data Write Tir	ne	See timing diagram	80	35		100	35		ns	

- Notes: 1. t_{DW} is the overlap of \overline{W} low, \overline{CS} low, and \overline{DE} low. All three signals must be low to enable the latch. Any signal going inactive latches the data.

 2. t_S is measured with the latches open from the time the data becomes stable on the inputs to the time when the outputs are settled to within ±1/2 LSB. All bits switched on or off.

 3. The internal time delays from CS, W and DE inputs to the enabling of the latches are all equal.




APPLICATION HINTS:

1. Reference current and reference resistor.

There is a 1 to 4 scale up between the reference current (inse) and the full scale output current (IFS). If VREF = + 10V and IFS = 2mA, the value of the R₁₄ is:

$$R_{14} = \frac{4 \times 10 \text{ Voit}}{2\text{mA}} = 20\text{K}\Omega$$




2. Reference amplifier compensation.

For AC reference applications, a minimum value compensation capacitor (C_C) is normally used. The value of this capacitor depends on R₁₅. The minimum values to maximize bandwidth without oscillation are as follows:


Table 2 **Compensation Capacitor** $(I_{FS} = 2mA, I_{RFF} = 0.5mA)$

1621
C _C (pF)
100
50
25
10
5
00




A $0.01\mu F$ capacitor is recommended for the fixed reference operation.

110,065



LIC-066


Reference Amplifier Biasing



Reference Configuration	R ₁₄	R ₁₅	R_{IN}	cc	I _{REF}	
Positive Reference	V _{R+}	ov	N/C	.01μF	V _{R+} /R ₁₄	
Negative Reference	ov	V _R _	N/C	.01µF	-V _{R-} /R ₁₄	
Lo Impedance Bipolar Reference	V _{R+}	ov	VIN	(Note 1)	(V _{R+} /R ₁₄) + (V _{IN} /R _{IN}) (Note 2)	
Hi Impedance Bipolar Reference	V _{R+}	VIN	N/C	(Note 1)	(V _{R+} - V _{IN})/R ₁₄ (Note 3)	
Pulsed Reference (Note 4)	V _{R+}	ov	V _{IN.}	No Cap	(V _{R+} /R ₁₄) + (V _{IN} /R _{IN})	

- Notes: 1. The compensation capacitor is a function of the impedance seen at the +V_{REF} input and must be at least C = 5pFX R_{14(eq)} in $k\Omega.$ For $R_{14}<800\Omega$ no capacitor is necessary.
 - 2. For negative values of V_{IN} , V_{R+}/R_{14} must be greater than $-V_{IN}$ Max/ R_{IN} so that the amplifier is not turned off. 3. For positive values of V_{IN} , V_{R+} must be greater than V_{IN} Max so the amplifier is not turned off.

 - For pulsed operation, V_{R+} provides a DC offset and may be set to zero in some cases. The impedance at pin 14 should be 800Ω or less and an additional resistor may be connected from pin 14 to ground to lower the impedance.



co	DE FORMAT	CODE	CONNECTIONS	OUTPUT SCALE	OUT SEL	MSB D7	D6	D\$	D4	D3	D2	D1	LSB D0	l ₁ (mA)	l ₂ (mA)	VOUT
	Straight binary: one potarity with true input code, true zero output.	1	a-c b-e	Positive full scale Positive full scale - LSB Zero scale	X X X	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	0 0	1.992 1.984 .000	0	9.960 9.920 .000
UNIPOLAR	Complementary binary: one potarity with complementary input code, true zero output.	1	a-e b-c	Positive full scale Positive full scale - LSB Zero scale	X X X	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 1 1	1.992 1.984 .000	0 0	9.960 9.920 .000
SYMMETRICAL	Straight offset binary: offset half scale, symmetrical about zero, no true zero output.	1	a-c b-d	Positive full scale Positive full scale - LSB (+) Zero scale (-) Zero scale Negative full scale - LSB Negative full scale	× × × ×	1 1 0 0	1 1 0 1 0	1 0 1 0	1 1 0 1 0	1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 0 0 1 1	1.992 1.984 1.000 .992 .008	.000 .008 .992 1.000 1.984 1.992	9.960 9.860 .040 040 -9.880 -9.960
OFFSET	1's complement: offset half scale, symmetrical about zero, no true zero output MSB complemented (need inverter at D ₇)	1 (Note 1)	a-c b-d	Positive full scale Positive full scale - LSB (+) Zero scale (-) Zero scale Negative full scale - LSB Negative full scale	X X X X	0 0 0 1 1 1	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 1 0 1 0	1 0 1 0	1 1 0 1 0	1 0 1 1 0	1.992 1.984 1.000 .992 .008	.000 .008 .992 1.000 1.984 1.992	9.960 9.980 .040 040 -9.880 -9.960
OFFSET WITH	Offset binary: offset half scale, true zero output MSB complemented remainder add to I _O . (need inverter at D ₇)	0 (Note 1)	a-c b-d	Positive full scale Positive full scale - LSB + LSB Zero scale - LSB Negative full scale + LSB Negative full scale	X X X X X	1 1 1 0 0	1 1 0 0 1 0	1 0 0 1 0	1 1 0 0 1 0	1 0 0 1 0	1 1 0 0 1 0	1 0 0 1 0	1 0 1 0 1 0	1.992 1.984 1.003 1.000 1.992 .008	.008 .016 .992 1.000 1.008 1.992 2.000	9.920 9.840 .080 .000 060 -9.920 -10.000
TRUE ZERO	2's complement: offset half scale true zero output MSB complemented.	o	a-c b-d	Positive full scale Positive full scale - LSB +1 LSB Zero scale -1 LSB Negative full scale + LSB Negative full scale	X X X X X	0 0 0 1 1	1 1 0 0 1 0	1 1 0 0 1 0	1 1 0 0 1	1 1 0 0 1 0		1 0 0 1 0	1 0 1 0 1 0	1.992 1.984 1.006 1.000 .992 .008	.008 .016 .992 1.000 1.008 1.992 2.000	9.920 9.840 .080 .000 080 -9.920 -10.000


Note 1: An external inverter is necessary since the code select inverts the MSB and adds a 1 LSB balance current to $\overline{l_0}$. Only one of these features is desired for this code.

ADDITIONAL CODE MODIFICATIONS

1. Any of the offset binary codes may be complemented by reversing the output terminal pair.

SYSTEM APPLICATIONS

Am9080A DATA SYSTEM



WRITING DATA INTO THE Am6080 (2's Complement)

PORT 1 MOV A, M **:EQU OOH OUTPUT PORT ADDRESS**


:GET DATA FROM MEMORY

OUT 0 PORT1

:SEND DATA


LIC-069

Am2900 DATA SYSTEM: MULTIPLE ANALOG INPUTS



SYSTEM APPLICATIONS (Cont.)

ANALOG/DIGITAL CONVERTER UNDER SOFTWARE CONTROL



LIC-071

Am9080A SOFTWARE FOR A/D CONVERSION USING Am6080.

SEQ	SOURCE STATEMEN	Т	SEQ	SOURCE STATEM	IENT
0 PDRT1	EQU 00H	:6080 A/O PORT ADDRESS	13	IN PORT3	;INPUT FROM COMP
1 PORT3	EQU 02H	COMPARATOR ADDRESS	14	CRA A	SET SIGN FLAG
2	ORG 3E50H	·	15	JM NEXT	;IF SMALLER GO TO NEXT BIT
3 START:	LXI SP.STAKS-16	;INITIAL STAKS POINTER	16	MOV D,E	SAVE RESULT
4 SAMPLI	: CALL ADCON	:CALL A/D CONVERSATION	17 NEXT:	MOV A,B	GET NEXT TRIAL BIT
5	JMP SAMPLE	:NEXT SAMPLE	18	RAR	SHIFT RIGHT ONCE
6 ADCON:	XRA A	:CLEAR ACC	19	RC	RETURN ON CARRY
7	MOV D.A	:CLEAR D REG	20	MOV B.A	STORE TEST BIT
8	STC	:SET CARRY	21	ADD O	:ACCUMULATE RESULT
9	RAR	SET BIT 7 TO 1	22	JMP LOOP	TRY NEXT BIT
10	MOV B.A	STORE TEST BIT AT B REGISTER	23 STAKS:	DS 16	
11 LOOP:	MOV E.A	STORE TEST WORD	24	END START	
12	OUT PORT1	OUTPUT TO A/D			

APPLICATIONS

Instrumentation and Control

Data Acquisition
Data Distribution
Function Generation
Servo Controls
Programmable Power Supplies
Digital Zero Scale Calibration
Digital Full Scale Calibration
Digitally Controlled Offset Null

A/D Converters

Signal Processing

8 x 8 Digital Multiplication

CRT Displays

Line Driver

IF Gain Control

Ratiometric ADC
Differential Input ADC
Microprocessor Controlled ADC


Audio

Music Distribution
Digitally Controlled Gain
Potentiometer Replacement
Digital Recording
Speech Digitizing

D/A Converters

Single Quadrant Multiplying DAC Two Quadrant Multiplying DAC Four Quadrant Multiplying DAC

Metallization and Pad Layout



DIE SIZE 0.085" X 0.124"

Am6081

Microprocessor System Compatible 8-Bit High Speed Multiplying D/A Converter

DISTINCTIVE CHARACTERISTICS

- 8-Bit D/A with 8-Bit input data latch
- Compatible with most popular microprocessors including the Am9080A-4 and the Am2900
- Write, Chip Select and Data Enable logic on chip
- DAC appears as memory location to microprocessor
- MSB inversion under logic control
- Differential current outputs
- Output current mode multiplexer with logic selection
- 2-Bit status latch for output select and code select
- Choice of 8 coding formats

- Fast settling current output 200ns
- Nonlinearity to ±0.1% max over temperature range
- Full scale current pre-matched to ±1 LSB
- High output impedance and voltage compliance
- Low full scale current drift ±5ppm/°C
- Wide range multiplying capability -2.0MHz bandwidth
- Direct interface to TTL, CMOS, NMOS
- Output range selection with on chip multiplexer
- High speed data latch 80ns min write time

GENERAL DESCRIPTION

The Am6081 is a monolithic 8-bit multiplying Digital-to-Analog converter with an 8-bit data latch, a 2-bit status latch, chip select and other control signal lines which allow direct interface with microprocessor buses.


The converter allows a choice of 8 different coding formats. The most significant bit (D₇) can be inverted or non-inverted under the control of the code select input. The code control also provides a zero differential current output for 2's complement coding. A pair of high voltage compliance, dual complementary current output channels is provided and is selected by the output status command. The output multiplexer also allows analog bus connection of several convertiers, range or output load selection, and time-shared operation between D/A and A/D functions. The data and status latches are high speed which makes the Am6081 capable of interfacing with high speed microprocessors. The DE and SE control signals allow the data and status latches to be updated

individually or simultaneously.

Monotonic multiplying performance is maintained over a more than 40 to 1 reference current range. Matching within ± 1 LSB between reference and full scale current eliminates the need for full scale trimming in most applications.

The Am6081 guarantees full 8-bit monotonicity. Nonlinearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the full power supply voltage and temperature range.

Applications for the Am6081 include microprocessor compatible data acquisition systems and data distribution systems, 8-bit A/D converters, servo-motor and pen drivers, waveform generators, programmable attenuators, analog meter drivers, programmable power supplies, CRT display drivers and high speed modems.



CONNECTION DIAGRAM Top View CODE SEL CODE SELECT 1 A POSITIVE POWER SUPPLY (MSD) D, IMPUT 2 23 OUTPUT SELECT OUT SEL D, 22 00110173 D₆ INPUT 3 ъ. D_S RKPUT 4 🗀 21 OUTPUT 2 D4 IMPUT & 6 20 OUTPUT 1 D3 DKPUT 6 __ 19 OUTPUT 1 Am6081 D₂ BKPUT 7 ٧. THE REGATIVE POWER SUPPLY 17 COMPENSATION D, SKPUT B 16 HEGATIVE REFERENCE 16 POSITIVE REFERENCE 14 STATUS LATCH EXABLE DE 13 DATA LATCH ENABLE LIC-002

ORDERING INFORMATION

Package	Temperature	Nonlinearity	Order		
Type	Range		Number		
Hermetic	-55°C to +125°C	±.1%	Am6081ADM		
DIP		±.19%	Am6081DM		
Hermetic	0°C to +70°C	±.1%	Am6081ADC		
DIP		±.19%	Am6081DC		
Molded	00 10 +70 0	±.1%	Am6081APC		
DIP		±.19%	Am6081PC		

Am6081 FUNCTIONAL PIN DESCRIPTION Symbol Function CS Chip Select — This active low input signal enables the Am6081. Writing into the data or status latches occurs only when the device is selected. DE Data Latch Enable — This active low input is used to enable the data latch. The CS, DE, and W must be active in order to write into the data latch. SE Status Latch Enable — This active high input is used to enable the status latches. The CS, SE, and W must be active in order to write into the status latches.

Write - This active low control signal enables the data and status latches when the CS, DE, and SE inputs are active.

D₀-D₇ are the input bits 1-8 to the input data latch. Data is transferred to the data latch when \(\overline{ CODE Code Select – Input to the CODE SEL latch. The latch is transparent when \overline{CS} , SE and \overline{W} are active and is latched when any of the above signals go inactive. When CODE SEL latch = 0, the MSB (D₇) is inverted and 1 LSB balance current is added to the $\overline{l_0}$ output.

OUT Output Select – Input to the OUT SEL latch. The latch is transparent when $\overline{\text{CS}}$, SE and $\overline{\text{W}}$ are active and is latched when any of the above signals go inactive. When the OUT SEL latch is low, the channel 1 output pair (I_{O1} , $\overline{I_{O1}}$) is selected. When the OUT SEL latch is high, the channel 2 output pair (I_{O2} , $\overline{I_{O2}}$) is selected.

 $V_{\mathsf{REF}(+)}$ Positive and negative reference voltage to the ref- $V_{\mathsf{REF}(-)}$ erence bias amplifier. These differential inputs allow the use of positive, negative and bipolar references.

COMP Compensation – Frequency compensating terminal for the reference amplifier.

 I_{O1} , $\overline{I_{O1}}$ These high impedance current output pairs are I_{O2} , $\overline{I_{O2}}$ selected by the output select latch. I_{O1} and I_{O2} are true outputs and $\overline{I_{O1}}$ and $\overline{I_{O2}}$ are complementary outputs.

CODE OUT

FUNCTION TABLES

DATA LATCH CONTROL

 $\overline{\mathbf{w}}$

<u>cs</u>	$\overline{\mathbf{w}}$	DE	Data Latch
0	0	0	Transparent
X	X	1	Latched
X	1	Х	Latched
1	х	х	Latched

STATUS LATCH CONTROL

cs	$\overline{\mathbf{w}}$	SE	CODE SEL and OUT SEL Latch
0	0	1	Transparent
х	х	0	Latched
х	1	Х	Latched
1	Х	х	Latched

CODE SELECT AND OUTPUT SELECT

SEL	SEL	Function
0	-	MSB Inverted (Note 1)
1	-	MSB Non-inverted
_	0	Output Channel 1
_	1	Output Channel 2

X = Don't Care

Note 1. 1LSB balance current is added to the $\overline{I_{O}}$ output.

MAXIMUM RATINGS

Operating Temperature		Power Supply Voltage	±18V
Am6081ADM, Am6081DM	-55°C to +125°C	Logic Inputs	-5V to +18V
Am6081ADC, Am6081DC		Analog Current Outputs	-12V to +18V
Am6081APC, Am6081PC	0°C to +70°C	Reference Inputs (V ₁₅ , V ₁₆)	V- to V+
Storage Temperature	-65°C to +150°C	Reference Input Differential Voltage (V ₁₅ to V ₁₆)	±18V
Lead Temperature (Soldering, 60 sec)	300°C	Reference Input Current (I ₁₅)	1.25mA

GUARANTEED FUNCTIONAL SPECIFICATIONS

Resolution	8 bits	٦
Monotonicity	8 bits	

Am6081

ELECTRICAL CHARACTERISTICS

These specifications apply for $V_+ = +5V$, $V_- = -15V$, $I_{REF} = 0.5mA$, over the operating temperature range unless otherwise specified. Output characteristics refer to all outputs.


					Am6081	1		Am6081			
Parameter	Des	cription	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
_	Resolution	n	Straight coding/Sign Magnitude	8/9	8/9	8/9	8/9	8/9	8/9	bits	
	Monotonio	city	Straight coding/Sign Magnitude	8/9	8/9	8/9	8/9	8/9	8/9	bits	
D.N.L.	Differentia Nonlinea		-	-	-	±0.19	_	-	±0.39	%FS	
N.L.	Nonlinear	ity		T -	-	±0.1	_	-	±0.19	%FS	
l _{FS}	Full Scale	Current	$V_{REF} = 10.000V$ $R_{15} = R_{16} = 20.000k\Omega$ $T_{A} = 25^{\circ}C$	1.984	1.992	2.000	1.976	1.992	2.008	mA	
TCIFS	Full Scale	Tempco			±5	±20		±10	±40 ±.004	ppm/°C	
V _{OC}	Output Vo	_		-10	-	+18	-10	-	+18	Volts	
IFSS	Full Scale Symmetr		I _{FS1} - I _{FS1} or I _{FS2} - I _{FS2}	-	±0.1	±1.0	-	±0.2	±2.0	μА	
loss	Output Sv Symmetr		I _{FS1} - I _{FS2} or I _{FS1} - I _{FS2}	-	±0.1	±1.0	-	±0.2	±2.0	μА	
Izs	Zero Scal	e Current			0.01	0.4	_	0.01	0.8	μА	
IDIS	Output Di Current	sable	Output of mpx "Off" Channels	-	0.01	0.05	_	0.01	0.05	μА	
	Reference Current V- = -5V Range V- = -15V		V- = -5V	0	0.5	0.55	0	0.5	0.55	mA	
IRR			V- = -15V	0	0.5	1.1	0	0.5	1.1		
V _{IL}	Logic	Logic "0"		_	_	0.8		_	0.8	Volts	
VIH	Levels	Logic "1"		2.0	_		2.0	_	-		
I _{IN}	Logic Inpu	t Current	V _{IN} = -5V to +18V	-	_	40		_	40	μА	
Vis	Logic Inpu	ut Swing	V- = -15V	-5	-	+18	-5	-	+18	Volts	
116	Reference Current	Bias		-	-0.5	-2.0	-	-0.5	-2.0	μА	
di/dt	Reference Slew Ra		R _{15(EQ)} = 800Ω CC = 0p F	4.0	8.0	_	4.0	8.0	_	mA/μs	
PSSI _{FS+}	Power Su	pply	V+ = +4.5V to +5.5V, V- = -15V	T -	±0.0005	±0.01	-	±0.0005	±0.01	%FS	
PSSI _{FS} _	Sensitivi	ty	V- = -13.5V to - 16.5V, V+ = +5V	-	±0.0005	±0.01		±0.0005	±0.01	7073	
V+	Power Su	pply	1 - 05mA V 0V	4.5	-	18	4.5		18	Volts	
V-	Range		I _{REF} = 0.5mA, V _{OUT} = 0V	-18	-	-4.5	-18	_	-4.5	VOILS	
l+			V+ = +5V, V- = -5V	-	9.8	14.7	_	9.8	14.7		
I-					-7.4	-9.9		-7.4	-9.9	1	
I+	Power Su	pply	V+ = +5V, V- = -15V		9.8	14.7		9.8	14.7	mA.	
_	Current	urrent		_	-7.4	-9.9		-7.4	-9.9] """	
l+	V+ = +15V. V- = -15V		V+ = +15V V- = -15V		9.8	14.7		9.8	14.7]	
I-					-7.4	-9.9		-7.4	-9.9		
			V+ = +5V, V- = -5V	-	86	123		86	123]	
PD	Power Dissipation V+ = +5V, V- = -15V				160	222	-	160	222	mW	
			V+ = +15V, V- = -15V	-	258	369	-	258	369	1	

AC CHARACTERISTICS

 $V_+ = +5V$, $V_- = -15V$, $I_{REF} = 0.5$ mA, $R_L < 500\Omega$, $C_L < 15$ pF over the operating temperature range unless otherwise specified

				_	ommerc mp. Gra		Те	Military mp. Grad		
Parameter	D	escription	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
t _s	Settling Time,	All Bits Switched	T _A = 25°C Settling to ±1/2LSB		200			200		ns
t _{PLH}	Propagation	Each bit	T _A = 25°C		90	180		90	180	-
t _{PHL}	Delay	All bits switched	50% to 50%		90	180		90	180	ns
tos	Output Switch	tutput Switch Settling Time $T_A = 25^{\circ}C$ to $\pm 1/2LS$			250			250		ns
top	Output Switch Delay	Propagation	T _A = 25°C, 50% to 50%		150	300		150	300	ns
t _{DH}	Data Hold Tim	10	See timing diagram	10	-30		10	-30		ns
t _{DS}	Data Set Up 1	'ime	See timing diagram	80	35		100	35		ns
t _{DW}	Data Write Tir	ne	See timing diagram	60	35		100	35		ns
t _{SH}	Status Hold Ti	me	See timing dlagram	10	-70		10	-70		ns
tss	Status Set Up	Time	See timing diagram	200	100		250	100		ns
tsw	Status Write T	ime	See timing diagram	200	100	İ	250	100		ns

- Notes: 1. tow is the overlap of W low, CS low, and DE low. All three signals must be low to enable the latch. Any signal going inactive latches the data.
 - 2. t_S is measured with the latches open from the time the data becomes stable on the inputs to the time when the outputs are settled to within ±1/2 LSB. All bits switched on or off.
 - t_{SW} is the overlap of W low, CS low and SE high, all three signals must be active to enable the latch and any signal going inactive will latch the data.
 - 4. The internal time delays from CS, W, SE and DE inputs to the enabling of the latches are all equal.




APPLICATION HINTS

1. Reference current and reference resistor

There is a 1 to 4 scale up between the reference current (I_{REF}) and the full scale output current (I_{FS}). If $V_{REF} = +10V$ and $I_{FS} = 2mA$, the value of the R_{15} is:

$$R_{15} = \frac{4 \times 10 \text{ Volt}}{2\text{mA}} = 20\text{K}\Omega$$




2. Reference amplifier compensation

For AC reference applications, a minimum value compensation capacitor ($\mathbf{C}_{\mathbf{C}}$) is normally used. The value of this capacitor depends on \mathbf{R}_{15} . The minimum values to maximize bandwidth without oscillation are as follows:

Table 2
Compensation Capacitor
(I_{FS} = 2mA, I_{REF} = 0.5mA)

R _{REF} (kΩ)	C _C (pF)
20	100
10	50
5	25
2	10
1	5
.5	0




Output Voltage Compliance ALL BITS ON 2.8 - 15V 2.0 **DUTPUT CURRENT** _5V 1.6 1.2 REF -2 2 6 10 OUTPUT VOLTAGE - VOLTS LIC-006

L1C-007

A $0.01\mu F$ capacitor is recommended for the fixed reference operation.

Reference Amplifier Biasing Amsost V_{IN} R₁₆ R₁₅ R₁₆
Reference Configuration	R ₁₅	R ₁₆	RIN	c _c	I _{REF}	
Positive Reference	V _{R+}	OV	N/C	.01μF	V _{R+} /R ₁₅	
Negative Reference	0V	V _R _	N/C	.01µF	-V _{R-} /R ₁₅	
Lo Impedance Bipolar Reference	V _{R+}	٥٧	VIN	(Note 1)	(V _{R+} /R ₁₅) + (V _{IN} /R _{IN}) (Note 2)	
Hi Impedance Bipolar Reference	V _{R+}	V _{IN}	N/C	(Note 1)	(V _{R+} - V _{IN})/R ₁₅ (Note 3)	
Pulsed Reference (Note 4)	V _{R+}	ov	VIN	No Cap	(V _{R+} /R ₁₅) + (V _{IN} /R _{IN})	

- Notes: 1. The compensation capacitor is a function of the impedance seen at the +V_{REF} input and must be at least C = 5pF x R_{15(EQ)} (in kΩ). For R₁₋₅ < 8000, no capacitor is necessary
 - 2. For negative values of V_{IN}, V_{R+}/R₁₅ must be greater than -V_{IN} Max/R_{IN} so that the amplifier is not turned off.
 - 3. For positive values of V_{IN} , V_{R+} must be greater than V_{IN} Max so the amplifier is not turned off.
 - 4. For pulsed operation, V_{R+} provides a DC offset and may be set to zero in some cases. The impedance at pin 15 should be 800Ω or less and an additional resistor may be connected from pin 15 to ground to lower the impedance.



co	DE FORMAT	CODE	OUT	CON- NECTIONS	OUTPUT SCALE	OUT SEL	MSB D7	D6	D5	D4	D3	D2	D1	LSB D0	I ₁ (mA)	l ₂ (mA)	V _{OUT}
	Straight binary: one polarity with true input	1	0	a-e b-g	Positive full scale Positive full scale - LSB Zero scale	X X X	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 0 0	1.992 1.984 .000	0 0	9.960 9.920 .000
UNIPOLAR	code, true zero output.	•	1	c-e d-g													
UNIPOLAR	Complementary binary: one polarity with		0	a-g b-e	Positive full scale Positive full scale – LSB Zero scale	X X	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 1 1	1.992 1.984 .000	0 0	9.960 9.920 .000
	complementary input code, true zero output.	,	1	c-g d-e													
SIGNED	Signed magnitude binary: 8 bits + sign reflected code, overlapping true zero output.	1		8-e c-f	Positive full scale Positive full scale - LSB (+) Zero scale (-) Zero scale Negative full scale - LSB Negative full scale	1 1 0 0	1 1 0 0 1	1 1 0 0 1	1 1 0 0 1	1 1 0 0 1	1 1 0 0 1	1 0 0 1	1 1 0 0 1	1 0 0 0	1.992 1.984 .000 .000 .000	.000 .000 .000 .000 1.984 1.992	9.960 9.920 .000 .000 -9.920 -9.960
MAGNITUDE	Complementary signed magnitude: 8 bits + sign complementary reflected code, overlapping true zero output.	1		b-e d-l	Positive full scale Positive full scale - LSB (+) Zero scale (-) Zero scale Negative full scale - LSB Negative full scale	1 1 0 0	0 0 1 1 0	0 0 1 1 0 0	0 0 1 1 0	0 0 1 1 0	0 1 1 0	0 0 1 1 0	0 0 1 1 0	0 1 1 1 0	1.992 1.984 .000 .000 .000	.000 .000 .000 .000 1.984 1.992	9.960 9.920 .000 .000 -9.920 -9.960
	Straight offset binary: offset half scale, symmetrical about zero, no true zero output.	1	0	a-e b-f	Positive full scale Positive full scale - LSB (+) Zero scale (-) Zero scale	X X X X	1 1 1 0	1 1 0 1	1 1 0 1 0	1 1 0 1	1 0 1	1 1 0 1 0	1 1 0 1	1 0 0 1	1.992 1.984 1.000 .992	.000 .008 .992 1.000 1.984	9.960 9.880 .040 040 -9.880
SYMMETRICAL	no tree zero output.	,	1	0-1	Negative full scale - LSB Negative full scale	×	0	0	ŏ	0	0	0	0	0	.000	1.992	-9.960
OFFSET	1's complement: offset half scale, symmetrical about zero,	1	0	a-e b-f	Positive full scale Positive full scale - LSB (+) Zero scale	X X X	0 0 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 0 0	1.992 1.984 1.000	.000 .008 .992	9.960 9.980 .040
	no true zero output MSB complemented. (need inverter at D ₇)	(Note 1)	,	c-e d-f	(-) Zero scale Negative full scale - LSB Negative full scale	X X X	1 1 1	0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0	.992 .008 .000	1.000 1.984 1.992	040 -9.880 -9.960
	Offset binary: offset half scale, true zero output	0	0	a-e b-f	Positive full scale Positive full scale - LSB + LSB	X X X	1 1 1	1 0	1 0	1 1 0	1 1 0	1 0	1 1 0	1 0 1	1.992 1.984 1.008	.008 .016 .992	9.920 9.840 .080
OFFSET WITH	MSB complemented remainder add to I _O . (need inverter at D ₇)	(Note 1)	1	c-e d-f	Zero scale - LSB Negative full scale + LSB Negative full scale	X X X	1 0 0	0 1 0	0 1 0	0 1 0	0 1 0 0	0 1 0	0 1 0 0	1 1 0	1.000 1.992 .008	1.000 1.008 1.992 2.000	.000 080 -9.920 -10.000
TRUE ZERO	2's complement: offset half scale		0	a-e b-f	Positive full scale Positive full scale - LSB +1 LSB	X X X	0 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 0 1	1.992 1.984 1.008	.008 .016 .992	9.920 9.840 .080
	true zero output MSB complemented.	0	1	c-e d-f	Zero scale -1 LSB Negative full scale + LSB Negative full scale	×××	0 1 1 1	0 1 0	0 1 0 0	0 1 0	0 1 0	0 1 0 0	0 1 0 0	0 1 1 0	1.000 .992 .008 .000	1.000 1.008 1.992 2.000	080 080 9.920 10.000


Note 1: An external inverter is necessary since the code select inverts the MSB and adds a 1 LSB balance current to $\overline{i_0}$. Only one of the two features is desired for these codes.

ADDITIONAL CODE MODIFICATIONS

- 1. Any of the offset binary codes may be complemented by reversing the output terminal pair.
- 2. The sign on any of the sign-magnitude codes may be changed by reversing the output terminal pair.
- 3. The polarity of the unipolar codes may be changed by driving the opposite side of the balanced load.

SYSTEM APPLICATIONS

Am8080A DATA SYSTEM: SEPARATE UPDATE OF DATA AND STATUS



SELECT OUTPUT PORT 1

MVI A, 2 : SET STATUS TO 0 (SELECT OUTPUT 1)

OUT 1 : SEND STATUS

MOV A, M : GET DATA FROM MEMORY

OUT 0 : SEND DATA

SELECT OUTPUT PORT 2

: SET STATUS TO 1 (SELECT OUTPUT 2) MVI A. 3

OUT 1 MOV A,M

: SEND STATUS : GET DATA FROM MEMORY

OUT 0 : SEND DATA

SELECT OUTPUT PORT 2 AND 2'S COMPLEMENT CODE


: SET STATUS TO 3 (OUTPUT 2, MSB COMP) MVI A, 1 OUT 1 : SEND STATUS

MOV A, M : GET DATA FROM MEMORY

OUT 0 : SEND DATA

LIC-009

Am9080A DATA SYSTEM: SIMULTANEOUS UPDATE OF DATA AND STATUS




MOV A, M : GET DATA IN ACCUMULATOR

OUT 0 : OUTPUT DATA TO PORT 1, 2'S COMPLEMENT : OUTPUT DATA TO PORT 2, 2'S COMPLEMENT OUT 1

OUT 2 : OUTPUT DATA TO PORT 1, STRAIGHT BINARY OUT 3 : OUTPUT DATA TO PORT 2, STRAIGHT BINARY

LIC-010

Am9080A DATA SYSTEM: 8-BIT PLUS SIGN CONVERSION



MOV A, M OUT 0

: LOAD MAGNITUDE (8-BITS) : SEND POSITIVE OUTPUT


OUT 1

: SEND NEGATIVE OUTPUT

LIC-011


SYSTEM APPLICATIONS (Cont.)

Am2900 DATA SYSTEM: MULTIPLE ANALOG OUTPUTS




SYSTEM APPLICATIONS (Cont.)

D/A CONVERSION WITH 12-BIT DYNAMIC RANGE




A/D CONVERSION WITH AUTO RANGING AND DIFFERENTIAL INPUT

LIC-013




SYSTEM APPLICATIONS (Cont.)

ANALOG/DIGITAL TRANSCEIVER WITH HARDWARE CONTROLLED SUCCESSIVE APPROXIMATION A/D CONVERSION



LIC-015

ANALOG/DIGITAL TRANSCEIVER WITH SOFTWARE CONTROLLED A/D CONVERSION



LIC-016

17

	Am90	80A SOFTWARE FOR A/D AND D	D/A CONVERS	ION USING Am6	5081
SEQ	SOURCE STATEMEN	τ	SEQ	SOURCE STATE	MENT
0 PORT1	EQU OOH		18	CMA	
1 PORT3	EQU 02H		19	CRA A	;SET SIGN FLAG
2 PORT2	EQU 01H		20	JM NEXT	;IF SMALLER GO TO NEXT BIT
3	ORG 3E50H		21	MOV D.E	;SAVE RESULT
4 START:	LXI SP,STAKS-16	;INITIAL STAKS POINTER	22 NEXT:	MOV A,B	GET NEXT TRIAL BIT
5 SAMPLE:	CALL ADCON	CALL A/D CONVERSATION	23	RAR	SHIFT RIGHT ONCE
6	CMA		24	RC	RETURN ON CARRY
7	CALL DACON	;CALL D/A CONVERSION	25	MOV B,A	STORE TEST BIT
8	JMP SAMPLE	NEXT SAMPLE	26	ADD D	ACCUMULATE RESULT
9 ADCON:	XRA A	:CLEAR ACC	27	JMP LOOP	TRY NEXT BIT
10	MOV D,A	;CLEAR D REG	28 DACON:	OUT PORT 2	OUTPUT TO D/A
11	STC	SET CARRY	29	MVI C,05H	LOAD C REG WITH TIME
12	RAR	;SET BIT 7 TO 1	30	DCR C	;TIME DELAY
13	MOV B,A	STORE TEST BIT AT B REGISTER	31	RZ	;RETURN
14 LOOP:	MOV E,A	STORE TEST WORD	32 FILT:	RET	
15	CMA		33 STAKS:	DS 16	
16	OUT PORT1	;OUTPUT TO A/D	34	END START	;

ADVANCED MICRO DEVICES DATA CONVERSION PRODUCTS

Digital to Analog Converters

IN PORT3

AmDAC-08 - 8-Bit High Speed Multiplying D/A Converter

;INPUT FROM COMP

Am1508/1408 - 8-Bit Multiplying D/A Converter

Am6070 – 8-Bit Companding D/A Converter for Control Systems (μ-law)
 Am6071 – 8-Bit Companding D/A Converter for Control Systems (A-law)
 Am6072 – 8-Bit Companding D/A Converter for Telecommunications (μ-law)
 Am6073 – 8-Bit Companding D/A Converter for Telecommunications (A-law)

Am6080 - 8-Bit High Speed Multiplying D/A Converter System/Microprocessor Compatible
- 8-Bit High Speed Multiplying D/A Converter System/Microprocessor Compatible

*Am6689 - 8-Bit, Ultra High Speed D/A Converter (ECL)
*Am6012 - 12-Bit High Speed Multiplying D/A Converter

Analog to Digital Converters

*Am6688 - 4-Bit Quantizer (Ultra High Speed A/D Converter)

Successive Approximation Registers

Am2502 - 8-Bit Successive Approximation Registers
Am2503 - 8-Bit Successive Approximation Registers
Am2504 - 12-Bit Successive Approximation Registers

Sample and Hold Amplifiers

LF198/398 -Monolithic Sample and Hold Amplifier *Am6098 -Precision Sample and Hold Amplifier

Comparators

LM111/311 - Precision Voltage Comparator

LM119/319 - Dual Comparator

Am686 - High Speed Voltage Comparator

High Speed Operational Amplifiers

Am118/318 - High Speed Operational Amplifier LF155/156/157 - JFET Input Operational Amplifiers LF355/356/357 - JFET Input Operational Amplifiers

[.] To be announced.

APPLICATIONS

Instrumentation and Control

Data Acquisition
Data Distribution
Data Transceiver
Function Generation
Servo Controls
Programmable Power Supplies
Digital Zero Scale Calibration
Digital Full Scale Calibration
Digitally Controlled Offset Null

Audio

Music Distribution Digitally Controlled Gain Potentiometer Replacement Digital Recording Speech Digitizing

Signal Processing

CRT Displays
Floating Point Analog Processors
IF Gain Control
Four Quadrant Multiplexer
8 x 8 Digital Multiplication
Line Driver


A/D Converters

Ratiometric ADC
Differential Input ADC
Multiple Input Range ADC
Two Channel ADC
Microprocessor Controlled ADC

D/A Converters

Single Quadrant Multiplying DAC Two Quadrant Multiplying DAC Four Quadrant Multiplying DAC Two Channel DAC Multiple Output Range DAC

Metallization and Pad Layout



DIE SIZE 0.085" X 0.124"

DATA CONVERSION WITH COMPANDING DAC DEVICES

By Dragan Milojkovic




TABLE OF CONTENTS

INTRODUCTION 3-97	TYPICAL CIRCUIT APPLICATIONS 3-11
Companding Principles 3-97	Basic Circuit Connections
Analog to Digital Conversion Using DACs 3-98	Operating Modes 3-114
Companding DACs in Industrial Systems 3-99	Microprocessor Based Data Acquisition
Companding DACs in PCM	Systems Applications
Transmission Systems 3-99	Motion Control Systems Applications
•	Audio System Applications 3-12
COMPANDING DAC CIRCUIT DESCRIPTION 3-100	Telecommunication Systems Applications 3-12
General Circuit Description	
Detailed Circuit Description 3-101	SUMMARY
Generation of the μ -Law and A-Law Characteristics . 3-104	
Output Current Tables 3-104	
Parametric Analysis and Recommendations 3-109	REFERENCES 3-12

INTRODUCTION

Modern electronic systems are replacing many of the analog signal processing and transmission functions with digital data processing. The use of digital electronics can lead to improvements in system cost, performance, accuracy and reliability. Digital systems can transmit many signals on the same line in a multiplexed mode and do not suffer from the same kinds of noise and crosstalk problems that are inherent in analog systems. The digital processing of analog information requires conversion of the analog signal into digital form and the reverse conversion of the digital result back into an analog signal. Analog to digital converters, (ADC), and digital to analog converters, (DAC), perform these functions. The DAC is the key circuit element in both of these processes since it is used in a feedback loop to generate the ADC function. Monolithic technology has advanced dramatically in the last few years making low cost 8-bit DACs a reality today; in the near future, 10 and 12-bit monolithic DACs will also become available. This trend in DAC technology will help accelerate the trend toward more digital processing and transmission of analog information.

Many analog signals vary in amplitude from very small values to very large values. The dynamic range of a converter is a measure of its ability to handle a wide range of input amplitudes and is defined as the ratio of the largest resolvable signal (V_{IN} max.) to the smallest signal (V_{IN} min.) that can be handled. This ratio is often expressed in decibels using the conversion formula 20 log (V_{IN}max/V_{IN}min). Linear DACs resolve a ratio of 2ⁿ:1, (n equals the number of bits), or n • 6dB. An 8-bit linear DAC, for example, resolves a ratio of 256:1 or 48dB.

The accuracy of a converter is a prime concern in most applications. Accuracy is generally specified with respect to the full scale output (as a percent of full scale) or to the smallest step size (i.e., $\pm 1/2 \text{LSB}$ refers to $\pm 1/2$ of the smallest step size). Linear converters tend to be more accurate as the number of steps increases because the step size decreases. Many systems require high accuracy as a percent of the input signal level rather than as a percent of full scale. The accuracy as a percent of input signal level decreases because the amount of error is constant. An 8-bit linear DAC with an accuracy of .2% of full scale ($\pm 1/2$ LSB) has an accuracy of .2% of reading for input signals near full scale, but an accuracy of only 20% of reading for an input near 1% of full scale.

For many types of applications, the accuracy and dynamic range of an 8-bit linear DAC are sufficient. However, there are many classes of problems that require a wider dynamic range to handle signal ratios of several thousand to one. Voice processing, speed control and music synthesis fall into this category. A 12-bit linear DAC provides a wider dynamic range, 72dB, and higher accuracy than an 8-bit linear DAC. However, these devices are very expensive, and, furthermore, it turns out that while most applications require the dynamic range of the 12-bit linear DAC they do not require its accuracy. A nonlinear DAC can provide such performance with fewer digital bits. It does so by using a nonlinear transfer characteristic to compress an analog signal into a digital word, and a complementary transfer characteristic to expand the digital values into analog signals with a wide dynamic range.

An 8-bit nonlinear DAC can achieve a 72dB dynamic range with accuracy expressed as a percent of reading that ranges from 1.6% to 3.2% over the entire dynamic range of the device. The overall nonlinear analog to digital and digital to

analog conversion procedure is called the companding process. This note will discuss the Am6070 family of Companding DACs and their applications.

Companding Principles

Companding transfer functions were originally developed to satisfy the requirements of telephone voice communication systems. Studies of speech signals have shown that the distribution of amplitudes covers a range of several thousand to one and that the lower amplitude signals occur more often than the large amplitude signals. More attention should, therefore, be paid to the low level signals. It is important to maintain a better signal to distortion ratio (the ratio of signal level to conversion error) for low level signals at the expense of a poorer ratio for the less probable high level signals. In order to accomplish this goal, a logarithmic type of transfer characteristic is used with more steps at low levels and fewer steps at high levels.

A true logarithmic function has a discontinuity at zero and thus cannot be used directly for signal compression. A modified transfer characteristic with the form "log (1+x)" can be used to smooth the characteristic near zero. Two popular schemes have been developed – the μ -law by the Bell system for use in U.S. telephone systems and the A-law by the CCITT for use in European systems. They can be described by the following mathematical equations:

μ-Law: Y = 0.18 in (1+μ| X|) sgn (X) A-Law: Y = 0.18 (1 + in (A|X|)) sgn (X), 1/A \leq | X| \leq 1 Y = 0.18 (A|X|) sgn (X), 0 \leq |X| \leq 1/A

where: X = analog signal level normalized to unity (encoder input or decoder output) Y = digital signal level normalized to unity (encoder output or decoder input)

 μ = 255 and A = 87.6

Both functions require that the size of the analog output change increase for each increasing digital code. In order to implement such a function, an overly complex analog circuit would be needed. This requirement is met, instead, by a piecewise linear approximation. In this approximation, an 8-bit digital word generates 256 analog outputs with a transfer characteristic which is symmetrical about the origin. Figure 1 shows the u-law and A-law transfer characteristics and the linear 8-bit DAC transfer characteristic. The positive 128 steps are divided into 8 segments or chords of 16 steps each, from step 0 to step 15. The step size is constant within a chord and doubles for each increasing chord. If the step size in the first chord, chord 0, is assigned a value of 1, the next chord, chord 1, has a step size of 2, chord 2 has a step size of 4, etc. The last chord has a step size of 128 units and ends roughly at the value 4000. The 128 steps represent a 7-bit digital word with a dynamic range of 72dB, 20 log (4000:1), which is equivalent to the dynamic range of a 12-bit linear DAC.

The above description describes the μ -law curve. The A-law differs from the μ -law only in the first two chords. The step size in the A-law DAC does not change between the first and second chords, but doubles in all succeeding chords. The A-law DAC has a 1/2 step offset at zero so that the positive and negative zero codes do not generate the same point. The A-law DAC has a dynamic range of 62dB which is equivalent to an 11-bit linear DAC.




Fig. 1. Transfer Functions for μ -Law and A-Law Decoders.

Analog to Digital Conversion Using DACs

A digital input word to a DAC corresponds to an exact and unique analog output level. The total number of discrete output levels, m, depends on the number of DAC binary inputs, $(m=2^n, n = number of input bits)$, and each output level is specified to be within a certain error band of its ideal value. An analog input to an ADC, on the other hand, may have an infinite number of signal levels which must be represented with only a finite number of digital output combinations. The output code, ideally, identifies the digital word that most closely represents the analog input. The classical way to generate a fast ADC function is to use a DAC in a feedback loop together with special ADC logic, employing a comparator and a successive approximation register (SAR). The feedback loop compares the DAC output with the analog input and decides whether the digital code is greater than or less than the input to the DAC. The input to the DAC is then increased or decreased accordingly, and another comparison is made. This technique causes each bit to be changed one at a time, and, by comparing the DAC's output with the analog input, the value of that bit is determined. Modification of one bit at a time, starting with the most significant bit and ending with the least significant bit, leads to an output which with each successive bit becomes a closer approximation of the input level. A total of n comparisons are needed for an n-bit converter.

The overall transfer characteristic of the entire ADC system is shown in Figure 2a. The ADC logic approximates the input analog signal by rounding off to the closest lower digital value. The maximum uncertainty in the digital representation of the analog input will be a full bit. In order to reduce this uncertainty, the ADC transfer curve can be modified to round to the nearest digital code, instead of the lowest, by adding a half step offset to the characteristic as shown in Figure 2b. The ADC now changes its outputs for analog inputs halfway between digital code points and gives a reading with ±1/2 step uncertainty. The half step offset necessary for better ADC accuracy is easily provided by increasing the DAC's analog output level by a half step whenever the DAC is used in an ADC scheme. This additional half step is easy to generate with linear DACs because of their constant step size throughout the entire dynamic range. For a Companding DAC this addition is much more difficult since the step size varies with signal value. In order to alleviate this problem, the Companding DAC has a built in capability to produce an appropriate half step offset signal at its output by a logic command. When this command input (E/D pin) is at logic 0, the Companding DAC is in the decode mode and the output will not contain the half step offset current. When the command input is at logic 1, the DAC is in the encode mode, i.e., within an ADC scheme, and the output current is increased by the correct half step for any input mode.




Fig. 2. Transfer Characteristic of an A to D Conversion System.

Companding DACs in Industrial Systems

Companding DACs differ from linear DACs in output dynamic range, transfer function, and the size of intermediate output steps. Comparable 8-bit linear DACs, such as the popular AmDAC-08, have a linear transfer characteristic with 256 linear steps, where each step is 8µA in size. The AmDAC-08 has a dynamic range of only 48dB while the B-bit Companding DAC, (Am6070), has an output dynamic range of 72dB, which is also achievable with a 12-bit linear DAC. The output current increments of the Companding DAC, corresponding to small output signals, are significantly smaller than 8μ A, which is the step size for the AmDAC-08. The step sizes in the first four chords of the Companding DAC transfer function are 0.5µA, 1.0µA, 2.0µA, and 4.0µA, respectively, with a total of 64 steps and a current value at the end of the fourth chord of approximately 100µA. By comparison, the AmDAC-08 uses only 12 uniform steps to resolve a 100 µA output current level.

Given the assumption that most industrial systems employ an 8-bit digital data bus, the 8-bit DAC is a logical choice for interfacing with these systems. Companding DACs can be used in the same general applications as the AmDAC-08, particularly for reconstruction of analog signals with dynamic ranges that exceed 48dB. One example is the measurement of gas or liquid pressure, in an industrial environment, by pressure transducers with a pressure range of 0 to 3000PSI. Another example is digital recording of sound signals which usually exhibit a very large dynamic range.

The Companding DAC's logarithmic-like nonlinear transfer function suggests the application of this device for simulation of nonlinear waveforms which can be generated by converting a sequence of bytes, from an 8-bit processor, into an analog

signal with an exponential shape. This type of signal can be used in nonlinear control systems such as motor velocity controllers. Additionally, the high resolution and accuracy of the Companding DAC transfer function, for small output signal levels, provide a very smooth and precise analog control signal to devices whose outputs are voltage or current dependent.

In general, the Companding DAC should be used in any system where a large dynamic range is needed. Such systems include servo motor controls, electromechanical positioning, voice and music synthesis and recording, secure communications, log sweep generators, digital control of gain and attenuation, and microprocessor controlled signal generation.

Companding DACs in PCM Transmission Systems

The companding laws were developed to satisfy the requirements of the telephone system for the digital transmission of voice signals. Voice signals exhibit a dynamic range of several thousand to one. To transmit this information with 8-bit words and retain reasonable accuracy at low levels, a companding transfer characteristic must be used to compress the analog signal prior to transmission and to restore the original signal after reception. The transmission of an analog signal in a digital format involves sampling, quantizing (A to D conversion), and compressing the analog signal as shown in Figure 3. The receiver must perform the complementary functions of expansion, digital to analog conversion and filtering to restore the analog signal waveform. The entire procedure is known as pulse code modulation, (PCM), and is the prevalent technique for digital transmission in communication systems. Currently, the Bell μ -law is the standard in the United States and the CCITT A-law is the standard in Europe.




Fig. 3. Pulse Code Modulation Example.




Fig. 4 One-Way PCM Transmission System Block Diagram.




Fig. 5. One-Way PCM Transmission System Implemented with Companding DAC.

A simplified block diagram of a PCM transmission system is shown in Figure 4. The analog signal must be sampled at a rate that is at least twice as fast as the maximum bandwidth of the system, (3.4KHz), in order to achieve satisfactory signal reproduction at the receiver site. (This requirement is based on the Nyquist sampling theorem.) The telephone system uses a sampling rate of 8kHz which allows 125µs between samples. During this time the entire signal sampling, quantizing, encoding, and multiplexing must be completed.

The companding DAC is a complete PCM decoder (receiver) that performs both the decoding and D/A conversion. The DAC has additional encoding capabilities which make it very attractive for use in CODECs (a CODEC is both an Encoder and Decoder). The transfer characteristics of this device closely follow the characteristics defined by the μ -law, (Am6072), or A-law, (Am6073), A typical connection of a Companding DAC in a PCM transmission system is shown in Figure 5. In the transmitter side, the Companding DAC operates in a feedback loop using a SAR to perform the data encoding function. The corresponding logarithmic transfer curve for the entire feedback loop portion of the transmitter is also shown in Figure 5. The value of the sampled signal is estimated by a series of 9 iterations until its appropriate guantized digital representation appears at the 8-bit parallel data output of the SAR. This 8-bit digital code will be transmitted to the digital inputs of another Companding DAC for the decoding operation. The input/output transfer function for the Companding DAC is also shown in Figure 5.

The Companding DAC can be used in PCM decoders, encoders or complete CODECs. It is a high speed device that is capable of handling more than one channel in a multiplexed system. In multi-channel systems Companding DACs can be configured in a variety of ways depending on the number of channels, the method of transmission, (serial or parallel data), and synchronization of the system. A single Companding DAC can be used, for example, to decode all 24 channels in a standard Bell D3 data bank.

COMPANDING DAC CIRCUIT DESCRIPTION

General Circuit Description

The basic function of the 8-bit, Companding DAC is to convert a digital input value into an analog output current. The output current is a function of the digital data inputs and the input reference current. The full scale current, $|_{\rm FS}$, is generated by the 7-bit data input binary code 111 1111, and is a linear function of the reference current, $|_{\rm REF}$. There are two operating modes, Encode and Decode, which are controlled by the Encode/Decode, (E/\overline{D}), digital control signal. The output dynamic ranges achieved with the sign-plus-7-bit Companding DACs are 62dB (A-law) and 72dB (μ -law) which correspond to the output dynamic ranges of sign-plus-11-bit and sign-plus-12-bit linear binary DACs. Digital data and control inputs provide for easy digital control of converter operations in computer based data conversion systems.

The internal device design assures the accuracy and monotonicity of the Companding DAC over the entire dynamic and temperature ranges by maintaining the chord end points and step size deviations within allowable limits. Parametric deviations and requirements can be expressed in terms of corresponding step fractions which are applied throughout the entire output dynamic range. In industrial environments it is customary to specify allowable deviations from ideal parametric values within \pm half a step. However, the μ -law and A-law based PCM communication systems specify the output current deviations in terms of dB, with respect to IFS. Furthermore, these communication requirements in dB cannot be translated to some reasonable "step fraction" deviation which will be common for the entire output dynamic range. Consequently, Companding DACs applied in communication systems must be tested against specific output current values which are calculated separately for each step of the transfer characteristic. This difference between communication and industrial Companding DAC devices is recognized by Advanced Micro Devices which offers µ-law and A-law devices for both the industrial market, Am6070 and Am6071, and the telecommunication market, Am6072 and Am6073.

These Companding DACs are manufactured in an 18-pin package. There are seven digital data inputs, [B1 through B7), two control digital input signals, (SB, E/D), and four analog current outputs, $\{l_{OD(+)}, l_{OD(-)}, l_{OE(+)}, l_{OE(-)}\}$. The maximum output current value or full scale current, l_{FS} , is determined by the value of the reference current, l_{REF} , supplied to the Companding DAC via two analog reference inputs, $(V_{R(+)})$ and $V_{R(-)}$. There are three power supply connections (V_-, V_+) and Ground).

Detailed Circuit Description

The block diagram of the Companding DAC is shown in Figure 6. The circuit consists of the following five major blocks:

- The chord generator produces the total current for each chord or segment of the curve.
- The pedestal generator generates the pedestal or starting point for each chord.
- The step generator generates the proper step current for each chord.
- The chord decoding logic decodes the chord inputs and controls the inputs to the pedestal and step generator circuits
- The output switching matrix sums the step and pedestal currents and routes them to the proper output node.

To understand the circuitry of the Companding DAC it is important to understand how the companding curve is generated. The companding curve is a piecewise linear approximation of an exponential characteristic. It consists of 16 linear segments centered around the origin. The curve is symmetrical around the origin so we need only examine the positive portion of the curve. Each segment or chord consists of sixteen steps, step 0 through step 15, and the size of each step doubles as the chord number increases. In order to smooth out the characteristic as the chords change, the step current value for the first step of each higher chord, step 0, is set to be 1 1/2 times larger than the step current values in the lower chord. The succeeding fifteen steps, step 1 to step 15, are 2 times larger than steps of the previous chord. Figure 7 shows a detailed synthesis of the companding function. The first




Fig. 6. Companding DAC Functional Block Diagram.




Fig. 7. Construction of u-Law Transfer Function.

chord, C0, Is generated from a current source, I_{C0} . The second chord, C1, starts at current I_{P1} , (known as the pedestal current), and is generated from a current source, I_{C1} , which is twice the value of I_{C0} . The next chord current source, I_{C2} , starts at a pedestal current I_{P2} and has a total value equal to four times I_{C0} . This process continues with each chord N having a total chord current equal to 2^NI_{C0} and starting at a pedestal current which equals the summation of all currents in the lower chords:

$$I_{PN} = \sum_{M=0}^{N-1} (I_{CM} + 1.5 \cdot I_{M}) = 16.5 \sum_{M=0}^{N-1} I_{M}, (I_{P0} = 0),$$

where IM is the step current value in chord M.

The generation of the pedestal current by summing the lower chords ensures monotonic behavior in the transition between chords. The selection of the proper step within the given chord is accomplished by routing the chord current, I_{CN}, through a step generator which chooses the proper fraction of the chord current necessary to generate the selected number of steps. The resulting net output current I_{OUT}, can be expressed in terms of step currents, I_N, corresponding to the chord N:

$$I_{OUT} = I_{PN} + S \cdot I_{N} = (16.5 \sum_{M=0}^{N-1} I_{M}) + S \cdot I_{N}, (I_{P0} = 0),$$

where S = step number = 0, 1, ..., 15 and N = chord number = 0, 1, ..., 7.

The circuit has 9 digital inputs, an 8-bit word and a control bit. The 8-bit digital input word is broken into three parts. The first bit is the sign bit and specifies whether the output lies in the positive or negative portion of the curve. The next three bits define which of the 8 chords is to be selected. This three bit field has a value designated as N which is between 0 and 7. The last four bits specify one of the sixteen steps and has a value equal to S. The control bit is the E/\overline{D} signal which controls the output switching.

The chord generator is the key element in the DAC. It must generate eight binary weighted chord currents and is similar to an 8-bit linear DAC. The detailed schematic, shown in Figure 8, shows a master/slave ladder arrangement biased from a reference amplifier and transistor. The reference amplifier forces the base voltage of the reference transistor, (Q0), to the value required to sink the reference current. This voltage will bias the master ladder so that Q1 runs at 2-IREF, Q2 at IREF, Q3 at .5-IREF, and Q4A and Q4B at .25-IREF each. The slave array uses a binary weighted resistor array to generate the lower four chord currents by dividing the current from Q4B. An 8-bit linear DAC does not require the resistor array in the slave ladder but the Companding DAC does, in order to ensure 12-bit linearity in Chord 0. The LSB current in an AmDAC-08 is 8µA ±4µA while the Chord 0 current source in an Am6070 has a value of $8\mu A \pm .5\mu A$.




Fig. 8. Chord Current Generator Diagram (Indicated current values correspond to the μ -law DAC).




Fig. 9. μ-Law Step Current Generator.




Fig. 10. A-Law Step Current Generator.

The chord select inputs, B1, B2, B3, control a one of eight decoder that selects one of the chords, routes that chord current source to the step generator and switches all the lower order chord current sources to the pedestal generator.

The step generator for the μ -law characteristic is shown in detail in Figure 9. This circuit divides the total chord current source, I_{CN} , into 33 equal parts, and the step current value, I_{N} , is equal to 2/33 of the chord current source. The 33 parts accommodate the required 1.5 step transition between chords, so that the total internal chord current source is equal to 16.5 steps. The step generator is similar to a four bit DAC but has six current source outputs to generate 8, 4, 2, 1, 1 and 1/2 step currents. This current division can be done using emitter area scaling with enough accuracy to meet the

monotonicity and linearity specifications without the use of emitter resistors. The four step bit inputs can choose from 0 to 15 steps to be switched into the output summing network. The 1/2 step current is used as the encode offset current in the encode mode and will track the value of the chord current. When the transition to the next chord is made, the full chord current is switched to the pedestal generator causing a change in the output of 1.5 steps, i.e., from 15 steps to 16.5 steps. The step selector uses a fully differential current switch to ensure high speed performance. This switch does not require capacitive charging and discharging of low current nodes and has a nearly constant 40ns propagation delay over the dynamic range of the varying chord currents, from the first step current on chord 0 of .5µA to the last step current on chord 7 of .5mA.

Companding DAC

The output summing network sums the outputs of the pedestal generator, step generator, and encode current, and routes the current to the output selected by the combination of SB and E/\overline{D} . If the E/\overline{D} input is high, the encode current, I_{EN} , is summed with the step and pedestal currents and is routed to $I_{OE(+)}$, if SB is 1, or to $I_{OE(-)}$, if SB is 0. If E/\overline{D} is low, only the step and pedestal currents are summed and sent to the output; the output current is routed to $I_{OD(+)}$ or $I_{OD(-)}$ depending on the state of SB. Only one output will be active and the other outputs will be in a high impedance, off, state.

Generation of the u-Law and A-Law Characteristics

The μ -law and A-law devices have similar characteristics which differ in the chords near zero. In the μ -law device, the step size doubles when chord 0 ends and chord 1 begins and the first step of chord zero is equal to zero, and the points for positive and negative zero are the same. In the A-law curve, the step size does not change between chord 0 and chord 1. The first two chords are colinear and the step size does not start doubling until chord 2. Additionally, the A-law curve has a 1/2 step offset at the zero point so that positive and negative zero are not equal. These differences in the two companding laws are relatively minor and the two laws can be generated from the same integrated circuit with only minor modifications.

The u-law curve is generated using the earlier described step generator. If step size in the first chord is set to be .5µA, the internal chord 0 current source must be 8.25 \(\mu \) (16.5 x .5 \(\mu \)). Each succeeding internal chord current source doubles in value so that the last two chord current sources are 528 µA and 1056µA. The reference current is equal to 1/2 the largest current source, so the required reference current is 528 µA. The full scale output current can be calculated by summing all the internal current sources and subtracting 1.5 steps from the most significant chord, because the full scale current output requires only 15 steps out of the available 16.5 steps to be switched into the output. This gives a full scale current of 2007.75 uA. The output current for any point on the companding curve can be calculated in terms of the internal chord 0 source, 8.25μA, and its step value, .5μA, using the following formula:

$$l_{NS} = ((2^N - 1) \cdot 8.25 \mu A) + (S \cdot 2^N \cdot 5 \mu A)$$

TABLE 1
NORMALIZED A-LAW DECODER OUTPUT
(SIGN BIT EXCLUDED)

OTEO (O)	CHORD (C)									
STEP (S)	0	1	2	3	4	5	6	7		
	1	33	66	132	264	528	1056	2112		
1	3	35	70	140	280	560	1120	2240		
2	5 7	37	74	148	296	592	1184	2368		
3	ž	39	76	156	312	624	1248	2496		
4	9	41	82	164	328	656	1312	2624		
5	11	43	86	172	344	688	1376	2752		
5 6	13	45	90	180	360	720	1440	2880		
7	15	47	94	188	376	752	1504	3008		
8	17	49	98	196	392	784	1568	3136		
8 9	19	51	102	204	408	816	1632	3264		
10	21	53	106	212	424	B48	1696	3392		
11	23	55	110	220	440	880	1760	3520		
12	25	57	114	226	456	912	1824	3648		
13	27	59	118	236	462	944	1888	3776		
14	29	61	122	244	488	976	1952	3904		
15	31	63	126	252	504	1008	2016	4032		
STEP SIZE	2	2	4	В	16	32	64	128		

where **N** represents the chord number and S the step number. The first term represents the pedestal current value; the second term the value of the steps in the selected chord.

The A-law curve is generated by using the step generator shown in Figure 10. The internal chord current source is divided into 32 equal parts with current source values of 8, 4, 2, 1, 1/2 and 1/2 steps. The zero offset is generated by summing a 1/2 step current with the output of the step generator independent of input code. The range of output values of the step generator is from 1/2 step to 15.5 steps, and the internal chord current source has a value equal to 16 steps. The 1.5 step transition is accomplished by switching the total internal chord current source to the pedestal generator, i.e., adds 1/2 step, (the encode current I_{EN}), and summing the 1/2 step offset current from the next higher chord, which is the same as one step on the lower chord.

The A-law Companding DAC doubles the size of the chord 0 current source $I_{\rm C0}$ from the $\mu\text{-law}\ I_{\rm C0}$ value by connecting the collector of Q8B to Q8A instead of its base as indicated in Figure 8, so that it is equal to the chord 1 current source. The reference current is adjusted to set the first chord step size to $1\mu\text{A}$ and the internal chord 0 current source value to $16\mu\text{A}$. The last two chords will have internal current source values of $512\mu\text{A}$ and $1024\mu\text{A}$ each. The reference current required to bias the chord generator is $512\mu\text{A}$. The full scale output current sources and subtracting 1/2 step from the last chord, because only 15.5 steps of the 16 steps in the last chord are switched to the output. The full scale current is nominally $2016\mu\text{A}$. The current at any point on the A-law companding curve can be calculated by using the following formula:

$$\begin{array}{l} I_{N,S} = (2S+1) \bullet .5 \mu A, \mbox{ for N=0, and} \\ = (2^{N-1} \bullet 16.5 \mu A) + (2^{N-1} \bullet S \bullet 1 \mu A), \mbox{ for N} \geqslant 1. \end{array}$$

Output Current Tables

All output current values on the A-law transfer characteristic curve are higher than corresponding μ -law current values, because of the larger step sizes in chord 0 for the A-law characteristic. The different step sizes in chord 0 were originally suggested by the International Telegraph and Telephone

TABLE 2 NORMALIZED μ -LAW DECODER OUTPUT (SIGN BIT EXCLUDED)

STEP (S)				CHO	RD (C)			
31EP (3)	0	1	2	3	4	5	6	7
0	0	33	99	231	495	1023	2079	4191
1	2	37	107	247	527	1087	2207	4447
2	4	41	115	263	559	1151	2335	4703
3	6	45	123	279	591	1215	2463	4959
4	8	49	131	295	623	1279	2591	5215
5]	10	53	139	311	655	1343	2719	5471
6	12	57	147	327	687	1407	2847	5727
7	14	61	155	343	719	1471	2975	5983
8	16	65	163	359	751	1535	3103	6239
9	18	69	171	375	783	1599	3231	8495
10	20	73	179	391	615	1663	3359	6751
11	22	77	187	407	847	1727	3487	7007
12	24	61	195	423	879	1791	3615	7263
13	26	85	203	439	911	1855	3743	7519
14	28	89	211	455	943	1919	3871	7775
15	30	93	219	471	975	1983	3999	8031
STEP SIZE	2	4	8	16	32	64	128	256

TABLE 3
IDEAL A-LAW DECODER OUTPUT VALUES EXPRESSED
IN dB DOWN FROM OVERLOAD LEVEL (+3dBmo)

STEP				CHO	ORD			
312	0	-	2	3	4	5	6	7
0	-69.11	-38.74	-35.72	-26.70	~20.68	~14.66	-8.64	-2.62
1	-59.57	-38.23	-32.21	~28.19	-20.17	-14.15	-8.13	-2.11
2	-55.13	-37.75	-31.73	~25.71	~19.68	-13.66	-7.64	-1.62
3	-52.21	-37.29	-31.27	-25.25	- 19.23	- 13.21	-7.19	-1.17
4	~50.03	-36.85	-30.83	-24.81	- 18.79	-12.77	~6.75	~0.73
5	-48.28	-36.44	-30.42	-24.40	-18.38	-12.36	-6.34	-0.32
6	-46.83	-36.05	-30.03	- 24.00	- 17.98	-11.96	-5.94	+0.08
7	-45.59	-35.67	-29.65	-23.63	-17.61	-11.59	-5.57	+0.46
В	~44.50	-35.31	-29.29	-23.27	-17.24	-11.22	-5.20	+0.82
9	~43.54	-34.96	-28.94	~22.92	-16.90	-10.88	-4.86	+1.16
10	-42.67	-34.62	-2B.60	- 22.58	- 16.56	~10.54	-4.52	+1.50
11	-41.88	-34.30	-28.28	-22.26	-16.24	- 10.22	-4.20	+1.82
12	-41.15	-33.99	-27.97	-21.95	~15.93	~ 9.91	-3.89	+2.13
13	-40.48	-33.69	~27.67	-21.65	-15.63	~9.61	-3.59	+2.43
14	-39.86	-33.40	~27.38	-21.35	-15.34	~9.32	-3.30	+2.72
15	-39.28	-33.12	-27.10	-21.08	-15.06	-9.04	-3.02	+3.00

TABLE 4
IDEAL μ-LAW DECODER OUTPUT VALUES EXPRESSED
IN dB DOWN FROM OVERLOAD LEVEL (+3dBmo)

0750				CHC	ORD			
STEP	0	1	2	3	4	5	6	7
_								
0	-	-44.73	-35.18	-27.82	-21.20	-14,90	-8.74	-2.65
1	-69.07 i	-43.73	-34.51	-27.24	-20.66	-14.37	-8.22	-2.13
2	-63.05	-42.84	-33.88	-26.70	-20.15	-13.87	-7.73	-1.65
3	-59.53	-42.03	-33.30	-26.18	-19.66	-13.40	-7.27	-1.19
4	-57.03	-41.29	-32.75	-25.70	-19.21	-12.96	-6.83	-0.75
5	-55.10	-40.61	-32.24	-25.24	-18.77	-12.53	-6.41	-0.33
6	-53.51	-39.98	-31.75	-24,80	-18.36	-12.13	-6.01	+0.06
7	-52.17	-39.39	-31.29	-24.39	-17.96	-11,74	-5.63	+0.44
В	~51.01	-38.84	-30.85	-23.99	-17.58	-11.37	-5.26	+0.B1
9	-49.99	-38.32	-30.44	-23.61	-17.22	-11.02	-4.91	+1.16
10	-49.07	-37.83	-30.04	-23.25	-16.87	-10.68	-4.57	+1.49
11	-48.25	-37.37	-29.66	-22.90	-16.54	-10.35	-4.25	+1.82
12	-47.49	-36.93	-29.29	-22.57	-16.22	-10.03	-3.93	+2.13
13	-46.B0	-36.51	-28.95	-22.25	-15.91	-9.73	-3.63	+2.43
14	-46.15	-36.11	-28.61	-21.94	-15.61	-9.43	-3.34	+2.72
16	-45.55	-35.73	-28.29	-21.63	-15.32	-9.15	-3.06	+3.00

Consultive Committee (CCITT), in its recommendation for the encoding laws in Pulse Code Modulation communication systems for voice frequency signals of commercial quality.

This recommendation contains several different tables with information for A-law and μ -law encoding requirements. The most important pair of tables contain all 128 distinctive decoder output current values expressed in normalized units. The normalized current output values for A-law and μ -law Companding DACs are presented in Tables 1 and 2, respectively. Step 0 of chord 0 in the A-law table is equal to the value of one normalized unit, whereas the corresponding normalized zero current value in the μ -law table is zero. The actual size of this normalized unit is NOT REQUIRED TO BE THE SAME for A-law and for μ -law, and entries in Tables 1 and 2 should not be used for any comparison of the two encoding laws. Each table, independently, provides the information for a particular encoding law about required relationships between the output current magnitudes. In addition, the input data coding for Table 2, which contains entries for the μ -law normalized output values, is the one's complement of the input data codes suggested by the original CCITT and Beil D3 specification. However, data input coding shown in Tables 1 and 2 is accepted as standard input data coding in order to have consistent data coding for μ -law and A-law Companding DACs. The maximum normalized current values in Tables 1 and 2 are 4032 and 8031, respectively, and these values can be easily derived by summing all of the 128 normalized steps.

Additional conditions beyond the two maximum normalized values are related to the ratios, in μA , between the amplitudes corresponding to full scale current values, and the amplitudes of output currents which are chosen as the reference outputs for A-law and for μ -law decoding devices. These reference outputs are generated as sinusoidal waveforms of 1kHz by applying a periodic sequence of eight 8-bit data words at the Companding DAC's inputs at an 8kHz rate. These sequences are specified separately for both encoding laws. The signal level at the peaks of these reference sinusoidal waveforms is chosen as the reference 0dB level. This level is implied to be the same for both encoding laws. The dB levels, calculated by using the peaks of the 1kHz sinusoidal waveforms with amplitudes which correspond to the

theoretical maximum output current values, are specified to be +3.14dB and +3.17dB above the common reference level for the A-law and μ -law decoding devices, respectively. The small difference in the specified theoretical maximum output current levels implies a very small difference between actual full scale current values for A-law and μ -law decoders. In practice, the actual level for the full scale output current values for both laws is set to be +3.00dB above the reference 0dB level. The ideal decoder output values expressed in dB down from the full scale current output for A-law and u-law are presented in Tables 3 and 4. The reference 0dB level can be found in these tables between steps 5 and 6 on chord 7. Comparison of the numbers corresponding to step 1 in chord 0 shows a difference between the two encoding laws with respect to the output dynamic ranges. The output dynamic range is 62.57dB for A-law, (+3.00dB to -59.57dB), and 72.07dB for μ -law, (+3.00dB to -69.07dB).

In order to make the electrical designs of A-law and μ -law Companding DACs as similar as possible, the normalized unit value of current in Table 1, A-law table, is chosen to be $0.5\mu A$ and the normalized unit current quantity in Table 2, μ-law table, is chosen to be 0.25 µA. These different "unit" values will cause the steps in chord 0 for A-law Companding DACs to be twice as large as the corresponding μ -law device step sizes. Consequently, the ideal full scale absolute current values corresponding to 4032 and 8031 normalized units are 2016 µA for A-law and 2007.75 µA for µ-law DACs. Tables 5 and 6 contain all 128 absolute decoder output current values in µA. These tables can be further expressed in terms of percent of full scale current output, which may be important for some "percentage" oriented applications. Tabulated summaries of step and chord endpoint sizes which can be extracted from Tables 1 through 6 are presented in Tables 7 and 8. The last column in these tables points out that the best resolution and accurac & re achieved in chord 0 of the Companding DAC's transfer function.

The output current values presented in Tables 5 and 6 are ideal output currents with ideal reference currents of $528\mu A$ and $512\mu A$, respectively. The output current deviations for the communication application of Companding DACs are specified by the compandor tracking system requirements which are illustrated for both decoders in Figures 11 and 12. In both figures a dotted line represents a total gain deviation, in dB, for

TABLE 5
IDEAL A-LAW DECODER OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)

STEP				CH	IORD			
	0	1	2	3	4	5	6	7
0	.500	16.500	33.000	66.000	132.00	264.00	528.00	1056.00
1	1.500	17.500	35.000	70.000	140.00	280.00	560.00	1120.00
2	2.500	18.500	37.000	74.000	148.00	296.00	592.00	1184.00
3	3.500	19.500	39.000	78.000	156.00	312.00	624.00	1248.00
4	4.500	20.500	41.000	82.000	164.00	328.00	656.00	1312.00
5	5.500	21.500	43.000	86.000	172.00	344.00	688.00	1376.00
6	6.500	22.500	45.000	90.000	180.00	360.00	720.00	1440.00
7	7.500	23.500	47.000	94.000	188.00	376.00	752.00	1504.00
8	8.500	24.500	49.000	98.000	196.00	392.00	784.00	1568.00
9	9.500	25.500	51.000	102.000	204.00	408.00	816.00	1632.00
10	10.500	26.500	53.000	106.000	212.00	424.00	848.00	1696.00
11	11.500	27.500	55.000	110.000	220.00	440.00	880.00	1760.00
12	12.500	28.500	57.000	114.000	228.00	456.00	912.00	1824.00
13	13.500	29.500	59.000	118.000	236.00	472.00	944.00	1888.00
14	14.500	30.500	61.000	122.000	244.00	488.00	976.00	1952.00
15	15.500	31.500	63.000	126.000	252.00	504.00	1008.00	2016.00
STEP SIZE	1	1	2	4	8	16	32	64

TABLE 6 IDEAL $\mu\text{-LAW}$ DECODER OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)

				CHC	RD			
STEP	0	1	2	3	4	5	6	7
0	.000	8.250	24.750	57.750	123.75	255.75	519.75	1047.75
1	.500	9.250	26.750	61.750	131.75	271.75	551.75	1111.75
2	1.000	10.250	28.750	65.750	139.75	287.75	583.75	1175.75
3	1.500	11.250	30.750	69.750	147.75	303.75	615.75	1239.75
4	2.000	12.250	32.750	73.750	155.75	319.75	647.75	1303.75
5	2.500	13.250	34.750	77.750	163.75	335.75	679.75	1367.75
6	3.000	14.250	36.750	81.750	171.75	351.75	711.75	1431.75
7	3.500	15.250	38.750	85.750	179.75	367.75	743.75	1495.75
8	4.000	16.250	40.750	89.750	187.75	383.75	775.75	1559.75
9	4.500	17.250	42.750	93.750	195.75	399.75	807.75	1623.75
10	5.000	18.250	44.750	97.750	203.75	415.75	839.75	1687.75
11	5.500	19.250	46.750	101.750	211.75	431.75	871.75	1751.75
12 -	6.000	20.250	48.750	105.750	219.75	447.75	903.75	1815.75
13	6.500	21.250	50.750	109.750	227.75	463.75	935.75	1879.75
14	7.000	22.250	52.750	113.750	235.75	479.75	967.75	1943.75
15	7.500	23.250	54.750	117.750	243.75	495.75	999.75	2007.75
STEP SIZE	.5	1	2	4	8	16	32	64

	TABLE 7				
A-LAW DECODER STEP	SIZE AND	CHORD	SIZE	SUMMARY	,

Chord	Step Size Normalized to Full Scale	Chord Endpoints Normalized to Full Scale	Step Size in μA with 2016μΑ F. S.	Chord Endpoints in µA with 2016µA F. S.	Step Size as a % of Full Scale	Chord Endpoints as a % of Full Scale	Chord Endpoints in dB Down from Full Scale	Resolution & Accuracy of Equivalent Binary DAC
0	2	31	1.0	15.5	0.05%	0.77%	-42.28	Sign + 11 Bits
) 1	2	63	1.0	31.5	0.05%	1.56%	-36.12	Sign + 11 Bits
2	4	126	2.0	63.0	0.1%	3.13%	-30.10	Sign + 10 Bits
3	8	252	4.0	126.0	0.2%	6.25%	-24.08	Sign + 9 Bits
4	16	504	8.0	252.0	0.4%	12.5%	~18.06	Sign + 8 Bits
5	32	1008	16.0	504.0	0.8%	25.0%	-12.04	Sign + 7 Bits
6	64	2016	32.0	1008.0	1.6%	50.0%	-6.02	Sign + 6 Bits
7	128	4032	64.0	2016.0	3.2%	100%	0	Sign + 5 Bits

TABLE 8 $\mu\text{-LAW}$ DECODER STEP SIZE AND CHORD SIZE SUMMARY

Chord	Step Size Normalized to Full Scale	Chord Endpoints Normalized to Full Scale	Step Size in µA with 2007.75µA FS	Chord Endpoints in µA with 2007.75µA FS	Step Size as a % of Full Scale	Chord Endpoints as a % of Full Scale	Chord Endpoints in dB Down from Full Scale	Resolution & Accuracy of Equivalent Binary DAC
0	2	30	0.5	7.5	0.025%	0.37%	-48.55	Sign + 12 Bits
1	4	93	1.0	23.25	0.05%	1.16%	-38.73	Sign + 11 Bits
2	8	219	2.0	54.75	0.1%	2.73%	-31,29	Sign + 10 Bits
3	16	471	4.0	117.75	0.2%	5.86%	-24,63	Sign + 9 Bits
4	32	975	8.0	243.75	0.4%	12,1%	-18.32	Sign + 8 Bits
5	64	1983	16.0	495.75	0.8%	24.7%	-12,15	Sign + 7 Bits
6	128	3999	32.0	999.75	1.6%	49.8%	-6.06	Sign + 6 Bits
7	256	8031	64.0	2007.75	3.2%	100%	0	Sign + 5 Bits




Fig. 11. CCITT A-Law Compandor Tracking Specification.

various signal levels which can be distributed over the encoder and decoder portions of a "one way" communication system. It is understood that encoder and decoder system portions are implemented with corresponding Companding DACs. For the Bell D3 system μ -law tracking specification, the -37dBmo and -50dBmo output current levels can be found between steps 11 and 12 on chord 1, and steps 8 and 9 on chord 0, respectively. For the CCITT A-law compandor tracking specification, the -40dBmo, -50dBmo, and -55dBmo output current levels can be found in the corresponding A-law tables between steps 13 and 14 on chord 0, steps 4 and 5 on chord 0, and steps 2 and 3 on chord 0, respectively. Conversion of the requirements imposed by Figures 11 and 12 to absolute current values produces corresponding absolute decode output current tables with minimum, ideal and maximum values specified for each step.




Fig. 12. Bell D3 System Compandor Tracking Specification.

TABLE 9 ABSOLUTE DECODER OUTPUT CURRENT LIMITS IN μ A CONFORMING TO BELL D3 COMPANDOR TRACKING SPECIFICATIONS

STEP				CHO	RD NO.			
NO.	0	1	2	3	4	5	6	7
	250	7.789	24.048	56.112	120.24	248.49	505.00	1018.02
0	.000	8.250	24.750	57.750	123.75	255.75	519.75	1047.75
	.250	8.739	25.473	59.436	127.36	263.22	534.93	1078.34
_	.250	8.733	25.991	59.998	128.01	264.04	536.10	1080.21
1	.500	9.250	26.750	61.750	131.75 135.60	271.75 279.69	551.75 567.86	1111.75 1144.21
	.750	9.798	27.531	63.553				1142.39
2	.750 1.000	9.677 10.250	27.934 28.750	63.885 65.750	135.79 139.75	279.59 287.75	567.19 583.75	1142.39
2	1.250	10.250	28.750	67.670	143.83	296.15	600.80	1210.08
	1.250	10.621	29.878	67.771	143.56	295.13	598.28	1204.58
3	1.500	11.250	30.750	69.750	147.75	303.75	615.75	1239.75
•	1.750	11.917	31.648	71.787	152.06	312.62	633.73	1275.95
	1.750	11.565	31.821	71.658	151.33	310.68	629.37	1266.76
4	2.000	12.250	32.750	73.750	155.75	319.75	647.75	1303.75
-	2.250	12.976	33.706	75.904	160.30	329.09	666.66	1341.82
	2.250	12.509	33,764	75,544	159.10	326.22	660,46	1328.94
5	2.500	13.250	34.750	77.750	163.75	335.75	679.75	1367.75
•	2.750	14.035	35.765	80.020	168.53	345.55	699.60	1407.69
	2.750	13.453	35.707	79,431	166.88	341.77	691.56	1391.13
6	3,000	14.250	36.750	81,750	171.75	351.75	711.75	1431.75
	3.250	15.094	37.823	84.137	176.77	362.02	732.53	1473.56
	3.250	14.397	37.651	83.317	174.65	357.32	722.65	1453.31
7	3.500	15.250	38.750	85.750	179.75	367.75	743.75	1495.75
	3.750	16.154	39.882	88.254	185.00	378.49	765.47	1539.43
	3.750	15.341	39.594	87.204	182.42	372.86	753.74	1515.50
8	4.000	16.250	40.750	89.750	187.75	383.75	775.75	1559.75
	4.250	17.213	41.940	92.371	193.23	394.96	798.40	1605.30
	4.248	16.285	41.537	91.090	190.20	388.41	784.83	1577.68
9	4.500	17.250	42.750	93.750	195.75	399.75	807.75	1623.79
	4.767	18.272	43.998	96.488	201.47	411.42	831.34	1671.16
	4.720	17.229	43.480	94.977	197.97	403.95	815.92	1639.87
10	5.000	18.250	44.750	97.750	203.75	415.75	839.75	1687.79
	5.296	19.331	46.057	100.604	209.70	427.89	864.27	1737.03
	5.192	18.173	45.424	98.863	205.74	419.50	847.02	1702.09
11	5.500 5.826	19.250 19.812	46.750 48.115	101.750 104.721	211,75 217,93	431.75 444.36	871.75 897.21	1751.75 1802.90
	****						878.11	1764.23
12	5.664 6.000	19.675 20.250	47.367 48.750	102.750 105.750	213.52 219.75	435.05 447.75	903.75	1764.23
12	6.356	20.250	50.174	108.838	219.75	460.82	930.14	1868.77
	6.136	20.647	49.310	106.636	221,29	450.59	909.20	1826.42
13	6.500	21.250	50.750	109.750	227.75	463.75	935.75	1879.79
13	6.885	21.871	52.232	112.955	234.40	477.29	963.07	1934.64
	6.608	21.619	51.253	110.523	229.06	466.14	940.29	1888.60
14	7.000	22.250	52.750	113.750	235.75	479.75	967.75	1943.75
• •	7.415	22.900	54.290	117.072	242.63	493.76	996.01	2000.51
	7.080	22.590	53.197	114.409	236.83	481.68	971,39	1950.79
15	7.500	23.250	54.750	117.750	243.75	495.75	999.75	2007.75
	7.944	23.929	56.349	121.188	250.87	510.23	1028.94	2066,38
STEP	.5	1	2	4	8	16	32	64

The decoder output current values which comply with the Bell D3 compandor tracking requirements are presented in Table 9. A similar table can be generated for the CCITT A-law compandor tracking specification. The corresponding encode output values can be derived from the decode output values by adding a half a step to all entries in a given decode table. The specified limit values include the combined effects of chord end point deviations, step nonlinearity, encode output errors, full scale current deviation from ideal, full scale symmetry error, zero scale current error, full scale drift, and output impedance change over the specified voltage compliance and temperature ranges. The adjacent step current levels in Table

9 for any particular Companding DAC will not overlap, as might be implied from the presented minimum and maximum values, because the device is guaranteed to be monotonic.

If the decode output limits for the μ -law Companding DAC are specified to be $\pm 1/2$ step from the ideal values, Table 9 can be replaced by a similar table. The most important difference between the two tables would be found in the limit values corresponding to the lower step current values in chords 1 through 7. The approximate representations of $\pm 1/2$ step, ± 1 step limits and the corresponding Bell D3 compandor tracking limits in Table 9 are illustrated in Figure 13.




Fig. 13. Output Current Limit Diagrams for D3, ±1/2 Step, and ±1 Step Tolerance Specifications.

Parametric Analysis and Recommendations

A detailed specification for a digital-to-analog converter should include information about important DAC parameters such as resolution, monotonicity, dynamic range, settling time, nonlinearity, full scale and zero scale current errors, gain error, output voltage compliance, input, output and reference signal levels, operating temperature range, power supply range and power dissipation.

The resolution of a DAC is determined by the maximum number of digital input combinations which can be used to generate analog output signals. The resolution for Companding DACs with sign-plus-7 bit digital data input signals is ±128 steps. A converter is monotonic if its analog output always increases with an increase in the digital value of the input data code. Monotonicity for the Am6070/71/72/73 devices, is guaranteed over the full operating temperature range and for both groups of 128 steps. Two parameters which are used to describe nonlinear errors in a DAC's transfer function are the DAC's nonlinearity and the differential nonlinearity error. The nonlinearity of a Companding DAC is defined as the maximum deviation of the actual output values from an ideal piece-wise linear characteristic calculated from measurements of the actual full scale and zero scale current values. These two current measurements can be used to compute the corresponding theoretical chord endpoint values, and nonlinearity is measured as the difference between this calculated transfer characteristic and the actual current values at the output of the DAC. The differential nonlinearity of the device is a measure of how much any single step current value varies with respect to its theoretical value, (calculated from the actual full scale output current). Differential nonlinearity of $\pm 1/2$ step will ensure monotonic behavior. These errors and all other transfer function related errors are specified for the Am6070 Companding DAC Family by the limit current values in the corresponding Absolute Decoder Output Current Level Table.

The DAC's current outputs have a very high impedance, and the output current will not change its value significantly with changes in the applied voltage at the DAC's outputs. The output voltage compliance range is defined as the maximum range of voltages, at the DAC's output, that can be sustained while meeting the output current specifications. The absolute

maximum output voltage swing, ($I_{REF}=528\mu A$), is specified between V- plus 10V and V- plus 36V, where V- is the Companding DAC's negative power supply. The maximum range for the reference inputs $V_{R(-)}$ and $V_{R(+)}$ is specified to be between the V- and V+ power supply values. The maximum power supply range, V+ to V-, is specified at 36V, and maximum power dissipation for temperatures less than 100°C is rated at 500mW.

The settling time for a DAC is defined as the elapsed time. after an input code transition, required for the DAC's output to reach a final value within specified limits. These limits are generally ±1/2 of the corresponding step current value. The settling time is usually specified for the input code transition from zero scale to full scale value, and for the Companding DAC Am6070 family the typical value is 300ns. However, this is not the worst case transition. Because of the different step sizes, the output current settling error band changes as the chord current changes, becoming smaller for lower chords. Settling times in chord 7 are measured when the output settles within ±32µA of its final value, while settling times in chord 0 are measured when the output settles to within ±.25μA of it's final value. The worst case transition is, therefore, the transition from full scale current down to zero scale current value, and requires a settling time of 4µs for µ-law DACs and 2.5 µs for A-law DACs.

The currents of each of the four Companding DAC's analog outputs can be measured using the circuit shown in Figure 14. This circuit contains 4 resistors, R1, R2, R3, R4, and two operational amplifiers, A1 and A2. Resistor tolerances of 0.1% give 0.1% output measurement error (approximately 2µA at full scale). The input offset current of the operational amplifier also increases the output measurement error. This error is most significant near zero scale. The Am101A and Am308 devices, for example, may be used for A1 and A2, since their maximum offset currents which would add directly to the measurement error, are only 10nA and 1nA, respectively. The input offset voltage of the amplifiers, with output resistor values of $2.5k\Omega$, also contributes to the output measurement error by a factor of 400nA for every mV of offset voltage. Therefore, to minimize this error, the offset voltages of A1 and A2 should be nulled.




Fig. 14. Companding DAC Cutput Current DC Test Circuit.

The recommended operating range for the reference current I_{REF} is 0.1mA to 1.0mA. The full scale output current, I_{FS} , is a linear function of the reference current, and may be approximated using the equation $I_{FS}=3.9^{4}I_{REF}$. This tight relationship alleviates the requirement for trimming the I_{REF} current if the R_{REF} resistors' values are within $\pm 1\%$ of the calculated value. Lower values of I_{REF} will reduce the negative power supply current, and will increase the reference amplifier negative common mode input voltage range. However, the device accuracy specifications are not guaranteed at reference currents below 0.5mA.

The ideal value for the reference current, (V_{REF}/R_{REF}) , is 528 μ A for μ -law and 512 μ A for A-law Companding DACs. The corresponding ideal full scale decode current values are 2007.75 μ A and 2016 μ A, respectively. A percentage change from the ideal I_{REF} value produced by changes in the V_{REF} or R_{REF} values produces the same percentage change in the decode and encode output current values. The positive voltage supply, V+, may be used, with certain precautions, for the positive reference voltage. In this case, the reference resistor $R_{REF(+)}$ should be split into two resistors and their junction bypassed to ground with a capacitor of about 0.01 μ F. The total resistor value should provide the required reference current. The $R_{REF(-)}$ resistor value should approximately equal the $R_{REF(+)}$ value in order to compensate for errors caused by the reference amplifier's input bias current.

An alternative to the positive reference voltage biasing is the application of a negative voltage to the $V_{R(-)}$ terminal through the resistor $R_{REF(-)}$ with the $R_{REF(+)}$ resistor tied to ground. The advantage of this arrangement is the presence of very high impedance at the $V_{R(-)}$ terminal while the reference current flows from ground through $R_{REF(+)}$ into the $V_{R(+)}$ terminal

The Companding DAC can be used as a multiplying DAC by varying the reference current. It is important that the reference current have a DC component that guarantees an uninterrupted flow of current INTO the $V_{R(+)}$ terminal. The input reference amplifier has sufficient bandwidth and slew rate, $(0.12\text{mA}/\mu\text{s} \text{ minimum})$, to handle small signal inputs up to 5% of reference current at frequencies up to 500KHz, and large signal inputs of up to 50% of reference current at frequencies up to 80kHz.

The Companding DAC has a wide output voltage compliance suitable for driving a variety of loads. Using the ideal recommended value for I_{REF} and V-=-15V, the positive voltage compliance limit is +18V and the negative voltage compliance limit is -5.0V. For other values of I_{REF} and V-, the negative voltage compliance limit, $V_{OC(-)}$, may be calculated as follows:

$$V_{OC(-)} = (V-) + 2 (i_{REF} \cdot 1.55k\Omega) + 8.4V,$$

where 1.55k Ω and 8.4V are equivalent worst case values for the Companding DAC.

The V_{LC} input controls the input logic threshold voltage, allowing the device to interface with various logic families. This input should be placed at a potential which is 1.4V below the desired logic input switching threshold. Two external discrete circuits which provide this function for non-TTL driven inputs are shown in Figure 15. For TTL-level logic inputs, the V_{LC} input should be grounded. If negative voltages are applied at the digital logic inputs, they must have a value which is more positive than -5V.




Fig. 15. Interfacing Circuits for ECL, CMOS, HTL and NMOS Logic Inputs.

With the V- voltage between -15V and -11V, the V_{OC(-)} value, the input reference common mode voltage range, and the logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- value chosen. With V+ between +5V and +15V, the reference amplifier common mode positive voltage range and the V_{LC} input values are reduced by an amount equivalent to the difference between +15V and the V+ value chosen.

TYPICAL CIRCUIT APPLICATIONS

Basic Circuit Connections

The Companding DAC belongs to the class of multiplying D to A converters with true current outputs. The input reference current can be generated by a unipolar constant reference voltage source or by a bipolar AC reference voltage. The applied bipolar reference source usually modulates the reference current, IREF, supplied from the constant reference voltage as shown in Figure 16. Figure 16a shows a high input impedance configuration where the bipolar input signal VIN modulates the voltage level at the $V_{R(+)}$ input by forcing the voltage across R_{REF} to be V_{REF} - V_{IN}, which in turn modifies IREF. Figure 16b shows low input impedance connections, where IREF equals the sum of the DC reference current from V_{REF} and the AC input current from V_{IN}. For both low impedance and high impedance connections, the minimum reference current value at the reference input, VR(+) should be at least 0.1mA and the maximum value should not exceed 1.0mA.

The wide output voltage compliance range, $(-5V \text{ to } +18V \text{ with } I_{REF} = 528\mu\text{A}$ and V-=-15V), allows a variety of loads to be driven. Two typical connections are shown in Figure 17. Voltage output relationships for single ended and differential resistive output connections are described in the output voltage table of Figure 17a. The reference current in this resistive load example is set to be $528\mu\text{A}$ (μ -law Companding DAC). The resulting negative voltage generated by the cur-




Fig. 16. Companding DAC's Multiplying Connections.

rents at the outputs A, B, and C, does not exceed the minimum value of -5V, which corresponds to the lower limit of the output voltage compliance range. In the example with balanced load connections, the sum of the common mode voltage, V_{CM} , and the differential voltage across the load should also be within the -5V and +18V output voltage compliance limit.




Fig. 17. Companding DAC's Output Connections.

Companding DAC

Operational amplifiers and/or comparators can be driven by Companding DACs. The circuits shown in Figure 18 demonstrate various voltage ranges which can be achieved at the outputs of operational amplifiers. The circuit in Figure 18a provides 0V at the op-amp output whenever the E/D input is set to logic 1. When the circuit is in the decode mode, $E/\overline{D} = 0$ the output voltage polarity is determined by the sign bit input level. With the sign bit set low, the lon(-) output is active and the corresponding full scale output current. Iss = 2mA, will generate a maximum negative voltage of -5V at the op-amp's positive input. The chosen resistor values and their connections provide the op-amp with a gain of 2 and a maximum negative output voltage of -10V. With the sign bit set high the IOD(+) output is active and the op-amp's negative input will be held at virtual ground. With a full scale current of 2mA flowing into the IOD(+) pin, the op-amp will act as a transconductance amplifier supplying 2mA to the IOD(+) pin via the $5k\Omega$ feedback resistor. This current will generate a maximum of +10V at the output, which will make the total output voltage swing between -10V and +10V. The circuit in Figure 18b similarly provides a voltage swing between -5V and +5V across the output capacitor. The output dynamic range expander circuit connections, shown in Figure 19, extend the u-law Companding DAC's dynamic range from 72dB to 78dB. The A-law Companding DAC's dynamic range can be similarly increased from 62dB to 66dB. In this circuit, the

outputs $I_{OD(+)}$ and $I_{OE(+)}$ are tied together, and $I_{OD(-)}$ and $I_{OE(-)}$ are tied together; the E/\overline{D} input is used as a fifth step which represents the least significant digital data input, and provides the desired interleaving between the encode and decode current levels. Each chord now contains 32 uniform steps, with the smallest step size value $0.25\mu A$ and the largest value $32\mu A$. The resulting full scale current is equal to the corresponding full scale encode current value, and the ratio between the full scale current value and the smallest current step value, $I_{FS}/0.25$, exceeds 8000 for the μ -law Companding DAC. The smallest and the largest current step sizes will generate 0.625mV and 80mV changes, respectively, at the op-amp output.

Digital inputs SB and E/\overline{D} can be used together with data inputs B1 through B7 to provide an output multiplexing capability when connected as shown in Figure 20. The logarithmic digital attenuator circuit combines the companding DAC's multiplying capabilities with the multiplexing function which is accomplished by using the SB and E/\overline{D} inputs as channel select inputs. The analog signal, V_{IN} , applied at the $V_{R(-)}$ reference input can be attenuated by approximately 0.3dB per step and 6dB per chord, throughout most of the output dynamic range. The SB and E/\overline{D} inputs provide signal switching combinations which will multiplex the attenuated analog signal into four different analog channels.




Fig. 18. Some Output Voltage Expansion Schemes.




Fig. 19. Output Dynamic Range Expander.




Fig. 20. Logarithmic Digital Attenuator.

For applications where the output dynamic range is to be smaller than 78dB, the circuit connection shown in Figure 21 can be used. With given $V_{\rm REF}$ and $V_{\rm IN}$ values, there are three resistor values, $R_{\rm REF}$, R1, and R2, which need to be determined. The starting assumption is that a maximum gain of unity from $V_{\rm IN}$ to $V_{\rm OUT}$, (0dB), is achieved with all digital inputs set to logic 1. The digital inputs all set to logic 0 will determine the minimum gain of the circuit and consequently the desired output dynamic range. Considering the currents flowing through resistors R1, R2, and $R_{\rm REF}$, and the DAC's output with digital inputs at all 1's, the following relationships can be established:

$$I_{R1} = V'_{OUT}/R1 = I_{OUT} + I_{R2}; I_{OUT} \approx 3.8 I_{REF}; I_{R2} = V_{IN}/R2; I_{REF} = (V_{REF} - V_{IN})/R_{REF}$$
 (1)

The relationship between output voltages V'_{OUT} and V_{OUT} and input voltages, V_{REF} and V_{IN} , can be expressed as follows:

$$V'_{OUT} = 3.8 (R1/R_{REF}) V_{REF} - [3.8(R1/R_{REF}) + R1/R2] \cdot V_{IN}$$
 (2)

$$V_{OUT} = -[3.8 (R1/R_{REF}) + R1/R2] \cdot V_{IN}$$

In order to have unity gain, $V_{OUT}/V_{IN} = 1$, the coefficient for V_{IN} in the equations (2) must also be 1:

$$-[3.8 (R1/R_{REF}) + R1/R2] = 1 (3)$$

Two additional conditions for calculating R_{REF}, R1 and R2 values are the minimum gain value G_{min} , and the requirements for the minimum and maximum I_{REF} values, 0.1mA and 1mA, respectively:

$$G_{min,dB} = 20 \log [V_{OUT}/V_{IN}] = -20 \log (R2/R1),$$
 (4)

and
$$0.1\text{mA} \le (V_{REF} - V_{IN})/R_{REF} \le 1\text{mA}$$
 (5)

The op-amp output in Figure 21 has a DC component that will be attenuated as well as the AC input signal. The output coupling capacitor is used to remove the DC level. However, during switching, the change in DC level will cause a step transient or "click" at the output.




Fig. 21. AC Coupled Digital Attenuator, Adjustable Range.

Operating Modes

The Companding DAC has two basic operating modes, decode and encode, which are controlled by the Encode/Decode, E/\overline{D} , input signal. A logic 0 applied to the E/\overline{D} input places the Companding DAC in the decode mode, and current will flow into the $I_{OD(+)}$ or $I_{OD(-)}$ output, depending on the state of the sign bit, SB, input. A logic 1 at the E/\overline{D} input places the Companding DAC in the encode mode, which differs from the decode mode by a half step offset current in each chord, and current flows into one of the I_{DE} outputs.

The basic decoder connection for the Companding DAC is shown in Figure 22. The E/\overline{D} input is grounded, which keeps the Companding DAC in the decode mode. The eight digital data inputs generate an output decode current which is converted by an operational amplifier to a bipolar voltage, $E_{\rm O}$. Several discrete $E_{\rm O}$ values are tabulated in Figure 22 for both μ -law and A-law versions of Companding DACs. The values indicated in parenthesis correspond to the A-law Companding DAC.

The Companding DAC can be used together with a Successive Approximation Register, SAR, a comparator, and additional SSI logic elements to perform the encoding or compression of an analog signal. The circuit, Figure 23, represents an Analog-to-Digital data conversion system. The first

task of this system is to determine the polarity of the incoming analog signal and to generate a corresponding SB input. When the proper START, S, and CONVERSION COMPLETE, CC, signal levels are set, the first clock pulse sets the MSB output of the SAR, Am2502, to a logic 0 and sets all other parallel digital outputs to logic 1 levels. At the same time, the flip-flop is triggered, and its output provides the E/D input with a logic 0 level. No current flows into the IOE outputs. This disconnects the converter from the comparator inputs, and the incoming analog signal can be compared with ground which is applied to the opposite comparator input. The resulting comparator output is fed to the Am2502 serial data input, D, through an exclusive-or gate. At the same time, the other input to the exclusive-or gate is held at a logic 0 level by the logic shown in Figure 23. This exclusive-or gate inverts the comparator's outputs whenever a negative signal polarity is detected. This maintains the proper output current coding, i.e., all ones for full scale and all zeros for zero scale.

The second clock pulse changes the E/\overline{D} input back to a logic 1 level because the \overline{CC} signal changes. It also clocks the D input signal of the Am2502 to its MSB output, and transfers it to the SB input of the Companding DAC. Depending upon the SB input level, the Companding DAC's output current will flow into the $l_{OE(+)}$ or $l_{OE(-)}$ output.




Fig. 22. Detailed Companding DAC Decoder Connection.




Fig. 23. Detailed Companding DAC Encode Connection.

Nine clock pulses are required to obtain a digital, non-complemented, binary representation of the incoming analog signal at the eight Am2502 digital outputs. The resulting analog output signal is compared with the analog input signal after each of the nine successive clock pulses. The analog input signal should not be allowed to change its value during the data conversion time. In high speed systems, fast changes of the input analog signals are usually prevented by using sample and hold circuitry.

When the Companding DAC is used in a feedback loop with a SAR, the data input transitions in the successive approximation search technique exhibit a maximum change of two adjacent bits, and the starting pattern is 0111 1111. The next successive pattern after the first iteration, will be either 00111111 or 10111111. The worst case settling times are experienced during step bit changes in chord 0, where the output current must settle to ±0.25 µA. The worst case settling time is about 600ns for code changes in the upper end of chord zero and 1800ns for code changes near zero. The system clock must take into account the settling time of the DAC, the switching speed of the comparator and the time delays in the SAR. In general, the DAC is the slowest component, (comparator Am311's delay is about 200ns and SAR delays are about 46ns), and will determine the clock rate. For optimum accuracy the clock rate should accommodate the 1800ns settling time near zero scale current. However, faster clock rates (1100ns-1800ns) can be used with some degradation in accuracy for signals near zero.

Microprocessor Based Data Acquisition Systems Applications

High output resolution with guaranteed monotonicity over its entire dynamic range and digitally controllable inputs makes the Companding DAC very attractive for application in data acquisition and control systems. The encoding capability, in

particular, provides an acquisition system with considerable flexibility, limited only by the rate of change of the acquired analog input signals.

A typical data acquisition system using the Companding DAC is shown in Figure 24. The A to D data conversion procedure is controlled by the 9080A Microprocessor set, (Am9080A 8-bit Microprocessor, Am8224 Clock Generator and Driver, and Am8238 System Controller and Bus Driver). The START one-shot circuit, Am26S02 will be activated by the START A/D command, $(\overline{CS} = 0, \overline{IOW} = 0)$, which will initiate the A to D procedure by setting the S input of the SAR circuit, Am2502, to a logic 0. The width of the one-shot pulse must be greater than the period of the DATA CLOCK signal to initialize the SAR logic. The duration of DATA CLOCK period must accommodate the worst settling time of the DAC and comparator Am311, to ensure valid data at the SAR input. The one-shot circuit may be eliminated, provided that the expected worst case settling time does not exceed 1µs and the SYSTEM CLOCK, \$\phi_1\$, does not exceed 2MHz. The first data clock after S goes low sets the CC output high, which in turn switches the input sample and hold circuit, (LF198), into the hold mode and puts the microprocessor into a wait state. After eight subsequent DATA CLOCK periods, (8 x 2µs), the conversion complete signal, CC, changes from logic 1 to logic 0. which puts the S & H circuit into the sample mode and allows the microprocessor to resume its functions by removing the logic 0 from the RDYIN input of the Am8224 chip. With a logic 1 at the SAR's S input, the DATA CLOCK cannot change the SAR's digital data outputs after completion of conversion. Thus, these outputs will be stable and available for subsequent interrogation. The microcomputer will issue a READ A/D command, (CS = 0, IOR = 0), which enables the threestate data buffer, Am25LS241, and transfers the data outputs of the SAR to the system data bus and into the micro-




Fig. 24. Microprocessor Controlled Data Acquisition System.

processor's accumulator. A subsequent memory write command, then stores this data in the desired memory location. For the next A to D data conversion, the microprocessor must generate another START A/D signal. An A to D data acquisition can be achieved using only three 9080A instructions.

OUT (to ADC device) -generation of START A/D command IN (from ADC device) -generation of READ A/D command STA (to MEMORY) -store digital representation of the acquired analog signal into memory

If the required nine DATA CLOCK periods present a prohibitively long wait state for the processor, the A to D procedure can be more efficiently handled using a suitable interrupt scheme. The logic shown in Figure 25 illustrates the A to D and D to A conversion using three interrupts. The external interrupt signal, VALID RECEIVE DATA, which initializes the A to D conversion, is received and processed by the Am9519 Universal Interrupt Controller, It's output, GINT, is recognized by the 9080A Microprocessor logic and generates the INTA signal at the output of the Am8238. The VALID RECEIVE DATA signal will cause the receive S & H circuit to switch into the hold mode after 5 µs, via Am26S02 and associated flipflop circuitry. This delay is needed to satisfy the sample time requirements for the (Am)LF398 S & H circuit, with Ch = 1000pF. This one-shot circuit may be eliminated if the analog input data is maintained unchanged for about 25 µs after recognition of the VALID RECEIVE DATA signal. Upon receipt of an INTA signal, the Am9519 provides the address of an appropriate subroutine to the CPU. This subroutine will initiate the A to D conversion by generating the START A/D command. After A to D conversion is complete, the DATA READY signal, identical to the CC signal, generates an interrupt for the 9080A microprocessor to read and store the results of the A to D data conversion via an octal, non-inverting, three-state driver, the Am25LS241A. The CC signal at the same time will

switch the receiving S & H circuitry into the sample mode. Two sequences of 9080A instructions which perform the acquisition operations described are detailed in Table 10. The corresponding functional flow charts are shown in general form in Figure 26.

The addition of SSI logic shown in Figure 25 generates signals CS2 and CS3 which transmit an analog signal generated by the DAC from digital information stored in the system memory. An external interrupt request for transmission of the analog signal, TRANSMISSION REQUEST, will initiate the D to A conversion subroutine. A corresponding word in memory will be fetched into the 9080A accumulator and then latched into the Am25LS374, Octal D type register, via signals CS2 and IOW. At the same time, the non-inverting three-state data bus transceivers, Am8T28, will be turned to the direction which corresponds to the D to A conversion procedure. The latch captures valid 9080A accumulator data, which will be used as the digital inputs throughout the D to A conversion procedure. The next instruction in sequence will be a command to start sampling the Companding DAC's decode outputs, (CS3 = 0, IOW = 0), which will be already settled. Assuming that one 9080A I/O instruction takes about 5µs at a system clock frequency of 2MHz, the next command in the instruction sequence may generate a signal VALID TRANS-MISSION DATA, (CS3 = 0, IOR = 0), which will put the transmission S & H circuitry into the hold mode and return the data transceivers, Am8T28, to the direction which corresponds to the A to D conversion procedure. Input data for the Companding DAC is supplied by the SAR circuitry. A sequence of 9080A instructions which could handle the D to A conversion procedure and analog signal transmission through the programming I/O interrupt scheme shown, is presented in Table 10. The corresponding functional flow chart is shown in Figure 26.




Fig. 25. Microprocessor Controlled Single Channel Transceiver Converter System.




Fig. 26. Functional Interrupt Subroutine Flow Charts for Data Transceiving Converter.

TABLE 10 INTERRUPT SUBROUTINES FOR SINGLE CHANNEL DATA TRANSCEIVING CONVERTER SYSTEM IMPLEMENTED WITH 9080A INSTRUCTIONS

	VALID RECEIVE DA	TA Interrupt Subroutine:
1	OUT (to ADC)	- Generate START A/D command.
1	El	~ Enable other CPU interrupts.
	RET	- Return to main program.
1	DATA READY Interr	upt Subroutine:
	STA (to TEMP)	- Save accumulator content.
ļ	IN (from ADC)	 Read digital results from SAR outputs into accumulator.
	STA (to Memory)	- Store accumulator's content into memory.
	LDA (from TEMP)	Restore accumulator's content before subroutine.
	EI	- Enable other CPU interrupts.
	RET	- Return to main program.
1	TRANSMISSION RE	QUEST Interrupt Subroutine:
	STA (to TEMP)	~ Save Accumulator content.
ì	LDA (from DATA)	 Load accumulator with digital data which will be converted to an analog signal.
	OUT (to LATCH)	 Output data for D to A conversion to the latch circuit and START D/A conversion.
	OUT (to DAC)	Generate Transmission SAMPLE command for S & H circuitry, CS3 = 0, TOW = 0.
	IN (from DAC)	 Generate Transmission HOLD command for S & H circuitry, and VALID TRANSMISSION DATA signal.
1	LDA (from TEMP)	- Restore accumulator's content before interrupt subroutine.
	EI	~ Enable other CPU interrupts.
	RET	- Return to main program.

Motion Control Systems Applications

The high resolution and accuracy of the Companding DAC transfer function for small output signal levels provide a very smooth and precise analog control signal to devices whose outputs are voltage or current dependent. However, when major disturbances are detected in the system, the Companding DAC will produce correspondingly larger control analog signals which cause very fast output response of the controlled analog device. Figure 27 shows the Companding DAC used in a feedback loop to provide a small analog error signal to control the speed and direction of a voltage controlled motor in order to properly position the shaft. The shaft encoder generates an 8-bit digital word which represents the current shaft position of the motor.

There are 256 discrete positions of the shaft which can be identified at the shaft encoder's output. This output will be

sampled and latched using an 8-bit register, Am25LS273. The sampling rate is determined by dividing the time for one shaft revolution at the motor's highest speed by 256. The maximum rate will be limited by propagation delays through the comparator and ALU chips and by the settling time of the Companding DAC. The output of the shaft position sampling register, data "B", is digitally compared with the desired shaft position, data "A". The magnitude of the difference between digital words "A" and "B" is directly porportional to the error of the motor shaft position. The sign of this digital subtraction provides information about the polarity of the analog error signal which drives the motor in the direction necessary to decrease the error. The speed of the motor is proportional to the magnitude of the error |A-B|. The sign and magnitude of the error are determined by two comparator chips, (Am9324 Four-Bit Comparator), and two ALU chips, (Am25LS381




Figure 27. Nonlinear, Computer Controlled, Digital-to-Shaft-Position Conversion System.

Four-Bit Arithmetic Logic Unit). The end of the motor shaft correction procedure is indicated to the computer via the comparator's output "A=B".

The eight digital bits of the error magnitude |A-B| are applied to the seven data inputs of the Am6070 and to the E/\overline{D} input. The Am6070 outputs are connected to provide 32 steps per chord, which totals 256 steps or a 78dB output dynamic range. The smallest and largest step sizes are 0.25 μ A and 32 μ A, respectively. The sign bit value is taken from the "A>B" output of the comparator circuit, and determines the polarity of the op-amp, (Am)LF356, output voltage.

The computer function in Figure 27 is mainly confined to initializing the shaft correction procedure by latching the desired shaft position, data "A". Clear commands may be issued during the power-up procedure in order to bring the motor shaft to some initial position. The application of the Companding DAC with its nonlinear transfer characteristic and its non-uniform step sizes which are proportional to the magnitude of the error, |A-B|, significantly reduces system translent response effects such as over-shoots and ringing while minimizing the time required to reach the new shaft position. The system can be programmed to be either critically damped (minimum response time) or under damped (no overshoot).

Figure 28 shows a Companding DAC in a feedback loop which provides small analog error signals for control of the velocity of a voltage controlled motor. This is a paper cutting control system where paper is unwound from a feed roll and cut to size by a mechanical knife. In this application the Companding DAC is in the velocity feedback path and its output is used to generate a velocity profile command signal. The motor rotation is initiated from a front panel by depressing the START button. A COUNT-UP command from a microprocessor sets the binary counter to its count up mode, which drives the Companding DAC inputs. When some predetermined number of counts has been reached, the counter stops and the Companding DAC is held at a constant output value. The incremental encoder produces pulse counts proportional




Fig. 28. Paper Cutting Control System.

to the distance of paper travel. The desired paper size expressed as a number of incremental encoder pulse counts is stored in a CPU storage register. The outputs of the incremental encoder are constantly accumulated in an internal CPU counter and are compared with the content of the CPU storage register throughout the entire velocity control procedure. When a match is found, the corresponding COUNT DOWN command is issued to the counter, the internal counter is cleared, and a new value is loaded into the internal storage register.

The values which control the velocity of the motor are stored in a register, external to the CPU, and its content is compared with the outputs of a binary up/down counter during the motor's acceleration and deceleration phases. Whenever a match is achieved, an interrupt signal will be generated and the working mode of the external counter changes. The final stop position is approached in a well controlled manner which stops the paper and cuts it with a minimum of overshoot and error.

Figure 29 shows the necessary logic for generation of the velocity profile control signal. The CPU will first load the external storage register, Am25LS273, via the LOAD signal, to the desired count-up value for the external up/down counter. Am25LS193. Upon recognition of the START request, the CPU issues the COUNT-UP command which enables the 8-bit comparator chip. Am25LS2521. The zero initial digital code at the Companding DAC inputs produces zero voltage at the output, Vour. Every enabled conversion clock pulse will increase the Companding DAC output current by a corresponding amount, and the Vout increases in accordance with the Companding DAC transfer characteristic. This portion of the velocity profile control signal corresponds to the motor acceleration phase. When the counter outputs match the content of the external storage register, the interrupt signal INT1 is generated, and the UP flip-flop is reset.

This stops the up/down counter and the motor continues to rotate with a constant velocity, V1. Duration of the acceleration phase depends on the value initially stored in the external storage register and the frequency of the conversion clock. Upon recognition of the INT1 signal, the CPU will load a new value into the external storage register, which is used to decelerate the motor from velocity V1 to a lower velocity, V2.

During the constant velocity phase, V1, the encoder pulses accumulate in the CPU counter until the value "m", stored in the CPU internal storage register, is reached. At this time the CPU will issue a COUNT DOWN command and reload the internal storage register with the value "n". The sum of these two values, m+n, should represent the length of the paper expressed in encoder pulses. This value is "p" pulses shorter than the desired ideal paper length.

The COUNT DOWN command initiates the count-down mode of the external up/down counter, PHASE I, and enables the comparator. When the counter outputs match the value stored in the external storage register, the interrupt signal \$\overline{INT2}\$ is generated and counting stops. The motor continues to rotate with some constant velocity, V2, which is significantly smaller than velocity V1. This velocity, V2, is a function of the conversion clock frequency and the motor's mechanical parameters such as inertia, weight, etc. The mechanical parameters may cause synchronization difficulties between the second deceleration phase of the voltage waveform at Vout and the actual velocity of the motor. The velocity V2 is much smaller than V1 and allows a smooth, well controlled stop of the motor at the end of the PHASE II of count-down mode, and thus ensures the smallest possible overshoot and error.




Fig. 29. Microprocessor Controlled Generation of Motor Velocity Control Signal.

The INT2 signal automatically clears the external storage register to all zeros and informs the CPU that the deceleration PHASE I is complete. The CPU continues, internally, to accumulate the encoder pulses until their number becomes "n". At this time the CPU issues a new COUNT DOWN command to initiate PHASE II of the count-down mode, and reloads the internal storage register with a final number "p". This number, when summed with the previous two numbers "m" and "n", determines the final length of paper, m+n+p, and is accumulated in the internal CPU counter during PHASE II of counter's count-down mode. At the end of this phase, the INT3 signal is generated and counting stops. The number of encoder pulses in the internal counter will be compared with the number "p" stored in the internal storage register. If a satisfactory match is found, the CPU issues a CUT command to the paper cutting station and the paper is cut to the desired size. Finally, the CPU issues the CLEAR command to initialize the INT flip-flops and clear the internal counter. It also reloads both internal and external storage registers with appropriate values, so that a new velocity profile control signal can be generated. Much of the logic shown could be implemented in software, but this would require that much of the microprocessor resources be dedicated to this speed control function.

Audio System Applications

Audio system equipment applications require signal converters which can process bipolar analog audio signals within a ±10V range. A DAC, in an audio system, provides digital gain and/or attenuation of input audio signals. This requires a multiplying DAC, i.e., it must accept an audio signal either in single ended or differential form, and process it as a function of the digital control inputs. Ideally, an audio level control device provides an equal change, in dB, of relative signal level

between any two adjacent digital codes or steps throughout its entire output dynamic range. However, differences between steps which exceed 1dB can be annoying to the human ear. For high quality audio systems, the DAC must have low signal distortion, (on the order 0.05% or less over most of the dynamic range), large working dynamic range, (80dB or more), wide bandwidth, large signal to noise ratio, S/N, (80dB or more), and transient-free output gain-change operation which is independent of digital input states.

The Companding DAC with its multiplying feature and its ability to extend its dynamic range up to 78dB, satisfies or exceeds most of these requirements. It handles audio input signals up to ±10V, and its output signal distortion is 0.02% or less over most of the audio signal range. Its nominal level/ step resolution is 0.15dB, and its S/N ratio is 80dB or better when referred to a 1V output. However, its total useful audio dynamic range, with a maximum 1dB difference between two adjacent steps, is only 59dB, and its output exhibits DC gain step transient effects, due to the required DC bias current.

The Companding DAC's DC output current potential "click" effects must be suppressed for applications in audio systems where there are large changes in the digital input code. Figure 30 shows the connection for the necessary DC output current compensation. The output dynamic range can be adjusted by varying the value of resistor R2. To suppress the DC step transients, the current I₂ compensates for all DC changes in current I₁. The I₃ current reflects only the AC changes in current I₁ and the current through resistor R2 due to changes in the V_{IN} signal. This allows the attenuated V_{IN} signal to be DC coupled through op-amp A2. The maximum gain for the circuit is assumed to be unity, (0dB), when all digital inputs are set




Fig. 30. DC Coupled Digital Attenuator, Adjustable Range.

at logic 1. A determination of the resistor values R_{REF+} , R1 and R2, was discussed in the section on the AC coupled digital attenuator. The R_{REF-} value should be identical to R_{REF+} value and the R3 and R4 values must be equal, so that the current, I_2 , will compensate for the DC component of I_1 .

The 1dB audio resolution requirement truncates approximately 19dB from the Companding DAC's total dynamic range of 78dB. The level ratio becomes greater than 1dB between the 9th and 8th step of chord 0, (0.25 µA/step). If the 1dB resolution criterion is applied to a comparable sign-plus-13 bit linear DAC, the corresponding 1dB requirement also takes off 19dB, and the breakpoint occurs between the 9th and 8th step of the linear 13-bit DAC transfer characteristic. The subtle difference between the 13-bit linear DAC and the sign-plus-8 bit Companding DAC lies in the distribution of the dB ratio values within the steps of the 59dB workable audio dynamic range. For a linearly scaled 13-bit linear DAC, the level ratios in dB among the steps close to the full scale current are very small. The ratios increase as the step numbers decrease toward zero. On the other hand, the sign-plus-8 bit Companding DAC maintains a near constant 0.15dB between steps over the entire dynamic range, with the exception of steps in chord 0.

The 59dB working dynamic range is not wide enough for high quality audio systems which require an 80dB audio control range. To satisfy this requirement, two DACs can be cascaded with their digital inputs driven in parallel. The total dynamic range is now increased to 156dB and the working range, (1dB/step or less), is now approximately 106dB. A cascading scheme for Companding DACs, which also provides for DC transient-free operation, is shown in Figure 31. The advantage of the cascaded Companding DAC's scheme is in the number of control bits required to achieve the 106dB range and in the 0.3dB/step uniform attenuation distribution

over most of the 106dB range. The audio signal, V_{IN} , is shown in Figure 31 as a single input.

Ail three Companding DACs in Figure 31 have their SB inputs tied to logic 1. The reference currents for all three DACs should be maintained at positive values throughout the attenuation procedure by proper selection of the input resistor, $R_{IN} = V_{IN}/I_{IN}$, where $I_{IN} < I_{REF}$. In Figure 31, the maximum IIN value is equal to one half of the DC reference current, and the maximum value of V_{1N} is only limited by the output voltage swings of operational amplifiers A2 and A3. The DC transient effects in the cascaded DACs are compensated for by using a Companding DAC followed by the A1 op-amp. The DC compensation circuitry is completely isolated and independent of the AC effects of the applied audio signal VIN, and the only critical requirement is matching R_1 and $R_{REF(+)}$. The step sizes in all chords should be matched for ail three Companding DACs. For audio signals with amplitudes not more negative than -5V, (Companding DAC's maximum negative output voltage is -5V), the A1 op-amp can be eliminated, and the positive inputs of the A2 and A3 op-amps cap be driven by the DC compensating DAC directly.

Companding DACs, with their logarithmic transfer function, are natural generators for the attack and decay analog signal waveforms used in electronic organs and musical synthesizers. A waveform's attack, sustain, and decay times, together with additional harmonic content information, determine the sounds of a particular musical instrument. For example, woodwinds have very short attack and decay times. The circuit shown in Figure 32 generates trapezoidal-like waveforms with exponential rise and fall times under the control of an 8-bit microprocessor, Am9080A. Digital inputs are supplied by two pairs of 4-bit binary counters, Am25LS191, which are set to the Count Down mode. All of the counters are simultaneously loaded by the LOAD command which is decoded from the microprocessor's

Companding DAC




Fig. 31. DC Coupled Cascaded Digital Attenuator.




Fig. 32. Microprocessor Controlled Waveform Generator, Attack, Sustain and Decay Signal Waveforms.

address signal combination. Companding DACs 1 and 2 are in the decode mode. The SB inputs are determined by the most significant data bit, DB7, which is stored in the flip-flop during counter loading. The Companding DACs' decode outputs which have the same polarity are tied together and fed into an LF356 operational amplifier. After the settling time required for the Companding DAC's outputs, the currents at the op-amp's inputs should be equal, and its output, VOLIT, should be OV. A command COUNT #1 closes the analog switch, AH0014, and enables counters 1A and 1B via their ENABLE inputs. The 500kHz clock frequency allows sufficient settling time for the Companding DAC's outputs. The initial rise of the op-amp output voltage, Vout, depends on the number initially stored in the counters, i.e., it depends on the starting point of the Companding DAC transfer characteristic. When Counter #1 reaches zero, the INT1 signal indicates underflow, further counting stops, and the microprocessor is informed about the end of Counter #1 operation. After a certain sustain time, which can be preprogrammed, the microprocessor issues the COUNT #2 command and the Vour waveform starts its decay portion. The time duration of the Attack and Decay slopes generated by the logic in Figure 32 are equal and is specified by the starting count in Counters #1 and #2.

Note that the microprocessor can control the counting functions and the external counter could be replaced with simple, octal data latches. With the increased use of digital techniques and microprocessors for control functions in complex audio systems, microprocessor controlled analog waveforms, similar to those generated by the logic in Figure 32, may become very desirable and attractive tools for the generation of various audio effects. However, it is important to remember that the output from the Companding DAC consists of discrete, non-uniform steps and is not continuous. To obtain a real, continuous signal from the output, some filtering or integration may be required.

Telecommunication System Applications

Digital PCM transmission systems compress analog speech signals into a train of 8 digital bits for each sample. They transmit this information and then decode and expand it back into analog signals. The Companding DAC represents a monolithic solution for most requirements of the PCM encoding and decoding procedures. This device replaces a considerable number of discrete and hybrid components in existing PCM transmission schemes. At the same time, the Companding DAC provides increased signal-to-noise ratio in the system, reduces system signal distortions and stimulates further development and wider usage of digital channel switching techniques.

Currently, most transmission systems in the United States follow the Bell D3 communication channel bank specifications, where each channel bank consists of 24 voice channels and the necessary transmission equipment. The entire signal sampling, encoding and multiplexing procedure in the 24 channel bank system must be performed within 125 μ s. The PCM channel time slot distribution, within a one 125 μ s time frame, is shown in Figure 33. Each slot contains an 8-bit digital representation of a particular signal sampled from a corresponding voice channel. The total number of bits in the D3 channel bank time frame is calculated as follows: (24 channels x 8 bit/channel)+ 1 signalling bit = 193 bits. The additional single bit is used to identify the beginning of a frame, and data is transmitted at 1.544MHz (193 bits/samples x 8000 samples/sec). In addition, in every sixth frame the




Fig. 33. PCM Channel Timing Frame Format.

least significant bit in each channel slot is used for communication signalling purposes. Consequently, the signal samples in every sixth frame are represented with only 7 digital bits. The increase in signal distortions in this time frame is slight and is not considered significant for PCM voice transmission performance. When the Companding DAC is used as a simple decoder at the receiving side of a system, the connection shown in Figure 19 can be used to minimize distortion caused by the absence of the least significant bit. B7, during these signalling frames. When the signalling frame is recognized, the Companding DAC output is increased by a half step from its corresponding decode output value by switching the E/D input from a logic 0 level to a logic 1. However, the European systems, using A-law devices, have 32 channels per bank where the 2 channels are used for signalling information. Each frame requires 256 (32 x 8) bits. The corresponding data transmission rate is 2.048MHz (256 bits/sample x 8000 sample/sec).

in a two-way PCM communication system, a single Companding DAC can perform the time shared encoder and decoder functions known as the CODEC function. The logic state of the E/\overline{D} input determines the operating mode of the Companding DAC and switches the output current to the appropriate outputs. The Companding DAC digital inputs during the encode operation are generated by the successive approximation procedure. In the decode mode, the eight digital inputs are supplied from an external source, either in serial or parallel. The basic diagram for a typical CODEC is shown in Figure 34.

The logic in Figure 34 provides automatic handling of the E/D signal levels during the CODEC's XMT mode of operation. The first task of the system is to initialize the SAR circuit by proper manipulation of the START input for the successive approximation procedure. The XMT COMMAND should be synchronized with the low-to-high transition of the START pulse, and its level must be held at logic 1 for the next 8 CLOCK pulses to keep the three-state XMT buffer, 74126, in the low impedance state. During the A to D conversion period, a serial train of 8 digital bits, which represent the sample at the TRANSMIT ANALOG INPUT in Figure 34, appears on the XMT DATA line. XMT and RECEIVE commands are mutually exclusive.

The CODEC in Figure 34 is set to the receive mode of operation by setting the RECEIVE command signal to a logic




Fig. 34. PCM Encoder/Decoder or Transceiving Converter.

0 level after the START pulse returns to its positive level. A serial data source. DATA STORAGE, supplies a digital train of 8 bits to the serial input D of the SAR circuit via the three-state buffer, RCV, 74126. At the same time, the RECEIVE command signal level keeps the exclusive-or gate output separated from the same SAR's serial D input via another three-state buffer, SEP. The same command also keeps the E/D input of the Companding DAC at logic 0 throughout the entire D to A procedure via the MODE flip-flop in the successive approximation logic. In this CODEC's receive mode, the SAR circuit acts as a serial-to-parallel shift register for the incoming data on the RECEIVE DATA line. After the 8 clock pulses, the outputs of the SAR are ready for the D to A conversion. An analog current representation of the RECEIVE DATA train appears at the RECEIVE ANALOG OUTPUT, after an appropriate settling time. During this time the SAR outputs must remain unchanged and the START signal must remain at logic 1. The RECEIVE command signal must be held at logic 0 for the entire D to A conversion time which includes the Companding DAC's settling time. The CODEC must sample the analog input prior to each A/D conversion. During this sampling period the analog input signal will be changing and the Companding DAC cannot be used to encode this signal. The total encoding time must include the sampling time and the A/D conversion time. If the sampling time period is greater than the time required for the

decoding procedure, the Companding DAC can be used as a decoder during this time period and thus, the decoding operation will not require any additional system time.

The CODEC operations in PCM communication systems can be performed on a single channel or on multiple channels in a multiplexed channel switching scheme. The final number of multiplexed channels which can be served by a single Companding DAC with a data sampling rate of 8kHz is limited by the CODEC's sampling and settling times.

Two examples of a single channel PCM CODEC are shown in Figure 35 and 36. The major difference is in the structure of the XMT and RECEIVE data bus. The parallel data I/O CODEC in Figure 35 transmits and receives digital data in parallel form. The parallel data CODEC contains data bus transceivers, (Am)8T26, for handling data in communications systems which might be controlled by one of the popular 8-bit microprocessors. A parallel data I/O CODEC has a considerably shorter D to A conversion time than a serial I/O CODEC.

The circuits shown in Figures 35 and 36 are controlled asynchronously with START, XMT, RECEIVE and their corresponding SAMPLE COMMANDS, which are generated and supplied externally by a communication system. The CLOCK signal is also externally supplied, and in the case of a serial data I/O CODEC, it must be synchronized with the incoming




Fig. 35. Single Channel PCM Codec Parallel Data I/O.




Fig. 36. Single Channel PCM Codec Serial Data I/O.

Companding DAC

and outgoing serial data train. The CODEC's only output control signal, CONVERSION COMPLETE, CC, provides the external communication system with information necessary to generate a XMT signal during the encoding procedure. XMT and RECEIVE commands are mutually exclusive. The transmit and receive data transfers can be performed either alternately or simultaneously. In the latter case the external communication system must employ separate transmit and receive data buses. In addition, storage devices external to the CODEC logic must be provided for the receive data. The code assignment for outgoing or incoming parallel data provides uncomplemented binary values for sign and magnitude. The DAC data bus, as a result, yields "high zeros" density for small output signal amplitudes.

To perform a transmit operation cycle, the START pulse must be held low for one clock cycle. Data conversion for a transmit operation is completed in 9 clock cycles, where the ninth cycle initializes the SAR for the next successive approximation procedure.

The RECEIVE operation in parallel data I/O CODEC is performed without using SAR logic, and the corresponding D to A data conversion does not require a CLOCK signal. Duration of the RECEIVE command signal must accommodate the Companding DAC's settling time, plus the sampling time (≈5µs) required by the S & H circuit, used at the CODEC's analog output. The typical settling time for the worst case input code transition from all ones to all zeros is about 4 µs. The receiving data must not change during this time. A XMT command must be issued after a high-to-low transition of the CC signal, and its duration depends on the time required by the external system logic to sample the correct content from the 8-bit parallel data bus. A sample command pulse for a transmit operation can coincide with the START pulse; its duration depends on the sample and hold circuit used at the CODEC's analog input. A sample command pulse for a receive operation must be delayed from a low-to-high transition of the RECEIVE command signal by an amount equal to the Companding DAC's settling time. Its termination can coincide with a high-to-low transition of the RECEIVE command signal.

In the serial CODEC the duration of XMT and RECEIVE command signals must similarly accommodate all signal propagation delays, as well as the settling and sampling times, necessary for conversion of an outgoing or an incoming series of 8 digital bits. During the receive operation, the SAR is acting as a serial-in to parallel-out shift register for data supplied from an external serial source. Shifting data into the SAR requires 9 clock pulses. A sample command pulse for a transmit cycle must be issued before an XMT command signal; its duration depends on the S & H sampling time used at the CODEC analog input. A sample command pulse for a receive cycle must be delayed by a time equal to the Companding DAC's settling time after a high-to-low transition of the CC signal occurs. The data transmission rate at the receive line is limited only by the shifting speed of the SAR which is rated at 15MHz. The data transmission rate at the serial CODEC's data XMT line is limited by the settling time of the Companding DAC and propagation delays through the comparator, exclusive-or, buffer (74126), and SAR devices.

In a one-way PCM communication system the Companding DAC can be used as the decoder at the receiver end of a system or as a part of the encoder at the transmission end of a system. The transmission data bit rate for 24 communication channels sampled at 8kHz is 1.544 megabits/sec. This trans-

mission rate allocates 0.64 µs for each of 193 bits within a 125µs long 24-channel time frame. A 24-channel PCM decoder which is capable of handling this transmission bit rate is shown in Figure 37. This schematic does not show the logic necessary for recognition of frame and signalling bits. To handle a single bit in 0.64 us the total signal propagation time through the 8-bit D-type register, Am25LS273, the Companding DAC, Am6072, and the op-amp must not exceed 8 x $0.64\mu s = 5.12\mu s$. This corresponds to the total shifting time of 8 bits through the serial-in, parallel-out, shift register, Am25LS164. The most critical propagation delay is caused by Companding DAC's worst case settling time which corresponds to the worst possible input transition of 1111111 to 0000000, which can occur during D to A conversion. If $4\mu s$ are taken for the worst case settling times of the DAC and op-amp, only 1.12 us are left to be distributed to all other time delays in the system. The 4-bit counter, Am25LS161, and 8-bit shift register. Am25LS164, are synchronized with the system supplied data clock at 1.544MHz. The additional logic in Figure 37 consists of analog switches AH0014 and AM9712, and the corresponding SSI control logic. This switching scheme provides a minimum of crosstalk between output analog channels which may occur due to a possible breakbefore-make switching problem. The output analog channel hold capacitor values depend a lot on the type of a load at these outputs. The Beil D3 specification specifies system performance down to signal levels of -50dB (00000111 code on the transfer curve). Worst case settling time from full scale to -50dB is about 2.5 \(\mu s. \) Decoders in excess of 24 channels. can be built using this settling time but they will have somewhat higher distortion for signal levels below -50dB.

In the PCM encoder schematic shown in Figure 38, the maximum settling time for the Am6072 is assumed to be $1.2\mu s$ for the worst input bit change. The Beil D3 specification can be satisfied using a settling time of $1.2\mu s$, which is the worst case settling time in the successive approximation procedure for signals near -50dB (lowest level on D3 specification). There will be some additional error for very low level signals, but the overall system will meet the D3 specification. The additional logic delay in the feedback path is estimated to be 100ns maximum, and is distributed among the comparator, Am686, the digital 2:1 multiplexer, Am745258, the exclusive-or circuit, 74L986, and the SAR, Am2502. This yields $1.3\mu s$ for one successive approximation iteration. Further timing analysis shows that, with no additional delays, 12 channels can be encoded within the 125 μs :

 $1.3\mu s \cdot 8 \cdot 12 = 10.4\mu s \cdot 12 = 124.8\mu s$ Clock = $1/1.3\mu s = 769.23kHz$

Two methods are used in the schematics in Figure 38, to prevent additional delays. First, a special switching scheme of analog input signals is employed to sample a channel from one group while a channel from the other group is encoded. This sampling scheme saves the time required for sampling of an analog input and provides a solution for encoding a maximum number of channels for the given "one-bit iteration" time. This design uses analog multiplexers, AM9712, and sample and hold circuits, (Am)LF398. The analog multiplexer at the Companding DAC output, AH0014, switches to another comparator during the time allocated for the first bit iteration, when the sign bit of a sample is established and no current flows through I_{OE} outputs. Secondly, a one shot circuit is used to modulate the positive period of the first data clock pulse, after the SAR's CC signal is generated. The one shot pulse should split the positive portion of this first clock pulse into




Fig. 37. 24-Channel PCM Decoder.

two positive pulses, and the positive edge of the second pulse will initialize the SAR and eliminate the need for a ninth pulse. The net effect of this pulse modulation is a reduction of the time available to the SAR for the determination of the sign bit value and reduction of the time available for recording the SAR outputs with the correct least significant bit value. However, the time for sign bit evaluation is 1 µs, and the LSB value can be taken from the SAR's serial data input D at the time of conversion completion. The encoding logic in Figure 38 is fully synchronized with the system supplied data clock which is input at a frequency of 769.23kHz. A similar encoding scheme provides encoding of 8 channels within the 125 µs time without the circuits which are enclosed by dotted lines in Figure 38. Only one S & H circuit and one comparator can be used, and the AH0014 and 74S258 circuits can be eliminated. This D3 system's 8-channel PCM encoder has 15.6 µs for an A/D conversion, which allows 5.2 µs for the analog multiplexer, (AM9712), and S & H, (LF398), to switch and settle prior to the actual A/D conversion which takes 10.4μ s.

One multiplexed CODEC using a single Companding DAC is shown in Figure 39. The CODEC's entire activity is synchronized with a data clock which drives the RECEIVING REGISTER, Am25LS22 (8-bit Serial/Parallel Register), the SAR, Am2502, and the 4-bit binary counter, Am25LS161. Maximum clock frequency is limited by the delays involved in the encoding path and by the data transfer protocol chosen for the XMT and RECEIVE data lines. Using 1.8 μ s for the Companding DAC's longest settling time and 150ns for all other propagation delays in the encoding path, the minimum time for eight iterations amounts to 8 x 1.95 μ s = 15.6 μ s. The corresponding Data Clock frequency is 512.82kHz. A time frame of 125 μ s contains eight time-slots of 15.6 μ s each.




Fig. 38. 12-Channel PCM Encoder.

The CODEC in Figure 39 has four multiplexed channels, and uses the data conversion protocol illustrated in Figure 40. This protocol allocates equal time to the encoding and decoding procedures. Although this is not the most economical timing scheme, it significantly simplifies the CODEC's logic. The value of the most significant bit, MSB, of the 4-bit counter controls the switching between the encode and decode functions, and the switching of the input and output analog channels in the analog multiplexers, AM9712, via 1 of 4 decoder

circuit, Am25LS2539, (Dual 1 of 4 decoder). During the negative half of the MSB period, the S & H circuit is placed in the hold mode, the DATA CLOCK and the outputs of BUFFER REGISTER, Am25LS373, (Octal Transparent Latch), are enabled and the Companding DAC is placed in the encode mode. At the same time, the RECEIVING REGISTER, Am25LS22, is receiving data with its outputs in the high impedance state. All analog switches, XMT and RECEIVE, are open during this negative portion of the MSB signal.

During the positive half of the MSB signal period, data clock inputs to the SAR and RECEIVING REGISTER, and START input to the SAR, are kept at logic 0. The S & H circuit is put into the sample mode, the BUFFER REGISTER is put in the high Z state, the RECEIVING REGISTER outputs are enabled, and the Companding DAC is put into the decode mode. During this positive period, the currently addressed XMT and RECEIVE analog switches are closed. The positive going edge of the MSB signal also updates the address code for the analog switches.

Additional timing analysis reveals that by using different and reduced maximum settling times, for the encode and decode portions of the above described data conversion protocol, the number of multiplexed channels can be significantly increased. However, the necessary logic for control and timing of unequal encode and decode data conversion time periods will be more complex than the logic shown in Figure 39. The same encode/decode alternating timing procedure, with 1.1 us allocated for the A/D settling time, and with only 5.6us allowed for D to A conversion, (not limited by the DAC), will result in eight multiplexed channels. Systems requiring more than eight channels can be built using multi sample and hold circuits to reduce the input sampling time period. The maximum number of channels, limited by the Companding DAC's settling times, can be further increased by adjusting data clock frequency to its optimal values for each of the successive approximation bit-iterations, repeatedly, for every A/D data conversion.

SUMMARY

The Companding DAC was originally developed for the needs and requirements of PCM communication systems. When used to perform a decoder function, at an 8kHz sampling rate, a single Companding DAC can comfortably serve up to 24 voice channels. As a part of the encoding scheme, the Companding DAC can accommodate 12 D3 communication channels. For implementation in CODEC functions, the Companding DAC is ideal for single channel CODEC schemes. The length of the output current's settling time is the most important parameter to be considered for the Companding DAC's implementation in multiple channel CODEC schemes. An 8 channel CODEC is probably an optimum number of channels which can be served by a single Companding DAC.

The timing restrictions are not of such importance in industrial systems. A logarithmic-like, piece-wise transfer function and the very fine resolution and accuracy of a 12-bit linear DAC which are achievable in the Companding DAC's chord 0, provides industrial systems with a very sensitive tool. In addition, the Companding DAC's compatibility with 8-bit microprocessors offers a very powerful control vehicle in the areas of data acquisition and instrumentation systems. A wide dynamic range of 78dB which can be extended by a cascading scheme to 156dB or more, and a high signal-to-distortion ratio of 80dB, allow usage of the Companding DACs for attenuation functions even in a high tidelity audio system. Industrial applications represent a large potential market for Companding DACs and they should be given serious consideration by industrial system designers.

REFERENCES

Transmission Systems for Communications, Bell Telephone Labs, Revised Fourth Edition, December 1971.

The International Telegraph and Telephone Consultative Committee, CCITT, Green Book, Volume III - 2, 1973.

American Telephone and Telegraph Company: The D3 Channel Bank Compatibility Specification, Issue 2, 1974.

PCM Update - Parts 1 and 2, GTE Lenkurt, San Carlos, CA, 1975.

A User's Handbook of D/A and A/D Converters, E.R. Hnatek, John Wiley & Sons, 1976.

A Versatile Integrated CODEC for PCM Systems, J.A. Schoeff, 1976 International Zurich Seminar on Digital Communications.

Application Considerations for IC Data Converters Useful in Audio Signal Processing, W.G. Jung, 55th Convention of the Audio Engineering society, 1976, An Audio Engineering Society preprint.

A Monolithic Companding D/A Converter, J.A. Schoeff, 1977 ISSC Conference, Digest of Technical Papers, Philadelphia, PA, USA.

The Am6070, Am6071, Am6072 and Am6073 Data Sheets, Advanced Micro Devices, Sunnyvale, CA, 1977.

Companding DAC




Fig. 39. 4-Channel PCM CODEC with Simultaneous XMT and Receive Data Transfers.




Fig. 40. Ideal Timing Diagrams for 4-Channel PCM CODEC.

ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STID-883
comparators 2
DATA CONVERSION PRODUCTS
LINE DRIVERS/RECEIVERS
MOS MEMORY AND MICROPROCESSOR INTERFACE
OPERATIONAL AMPLIFIERS
SPECIAL FUNCTIONS
VOLTAGE REGULATORS
PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS

Line Drivers/Receivers — Section IV

Am1488	Quad RS-232C Line Driver 4-	1
Am1489	Quad RS-232C Line Receiver 4-	•
Am1489A	Quad RS-232C Line Receiver 4-	4
Am1692/3692	Three-State Differential Line Drivers 4-	_
Am25LS240	Octal Buffer; Inverting, Three-State 4-1	3
Am25LS241	Octal Buffer; Non-Inverting, Three-State	7
Am25LS242	Quad Three-State Bus Transceiver 4-2	.1
Am25LS243	Quad Three-State Bus Transceiver 4-2	
Am25LS244	Octal Buffer, Non-Inverting, Three-State 4-1	7
Am26LS29	Quad Three-State Single-Ended RS-423 Line Driver 4-2	6
Am26LS30	Dual Differential RS-422 Party Line/Quad Single-Ended	
	RS-423 Line Driver 4-3	0
Am26LS31	Quad RS-422 High-Speed Differential Line Driver 4-3	6
Am26LS32	Quad RS-422 and RS-423 Differential Line Receiver 4-4	
Am26LS33	Quad Differential Line Receiver 4-4	
Am26S10	Quad Bus Transceiver 4-5	
Am26S11	Quad Bus Transceiver 4-5	
Am26S12	Quad Bus Transceiver 4-6	
Am26S12A	Quad Bus Transceiver 4-6	
Am2614	Quad Single-Ended Line Driver 4-6	
Am2615	Dual Differential Line Receiver 4-7	
Am2616	Quad MIL-188C and RS-232C Line Driver 4-7	
Am2617	Quad RS-232C Line Receiver 4-8	
Am2905	Quad Two-Input OC Bus Transceiver with Three-State Receiver 4-8	6
Am2906	Quad Two-Input OC Bus Transceiver with Parity 4-9	12
Am2907	Quad Bus Transceiver with Interface Logic 4-9	
Am2908	Quad Bus Transceiver with Interface Logic 4-9	
Am2915A	Quad Three-State Bus Transceiver with Interface Logic 4-10	
Am2916A	Quad Three-State Bus Transceiver with Interface Logic 4-11	
Am2917A	Quad Three-State Bus Transceiver with Interface Logic 4-11	
Am3212	8-Bit Input/Output Port 4-12	25
Am3216	4-Bit Parallel Bidirectional Bus Driver 4-13	
Am3226	4-Bit Parallel Bidirectional Bus Driver 4-13	
Am3448A	IEEE-488 Quad Bidirectional Transceiver	
Am54LS/74LS240	Octal Buffer; Inverting, Three-State 4-1	
Am54LS/74LS241	Octal Buffer; Non-Inverting, Three-State	
Am54LS/74LS242	Quad Three-State Bus Transceiver 4-2	
Am54LS/74LS243	Quad Three-State Bus Transceiver 4-2	
Am54LS/74LS244	Octal Buffer; Non-Inverting, Three-State	
Am54S/74S240	Octal Buffer/Line Driver/Line Receiver	-
7411040,740210	with Three-State Outputs 4-14	12
Am54S/74S241	Octal Buffer/Line Driver/Line Receiver	
7.11.0.10,1.10=1.1	with Three-State Outputs	12
Am54S/74S242	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs	12
Am54S/74S243	Octal Buffer/Line Driver/Line Receiver	
,	with Three-State Outputs 4-14	12
Am54S/74S244	Octal Buffer/Line Driver/Line Receiver	
	with Three-State Outputs 4-14	12
Am55/75107B	Dual Line Receiver4-14	
Am55/75108B	Dual Line Receiver 4-14	
Am55/75109	Dual Line Driver 4-15	
Am55/75110	Dual Line Driver	
Am71LS/81LS95	Three-State Octal Buffers 4-15	
Am71LS/81LS96	Three-State Octal Buffers 4-15	

Line Drivers/Receivers — Section IV (Cont.)


Am71LS/81LS97	Three-State Octal Buffers	4-159
Am71LS/81LS98	Three-State Octal Buffers	4-159
Am73/8303B	Octal Three-State Inverting Bidirectional Transceiver	4-163
Am73/8304B	Octal Three-State Bidirectional Transceiver	4-1 6 8
Am78/8820	Dual Differential Line Receiver	4-173
Am78/8820A	Dual Differential Line Receiver	4-173
Am78/8830	Dual Differential Line Driver	4-178
Am78/8831	Three-State Line Driver	4-182
Am78/8832	Three-State Line Driver	4-182
Am78/8838	Quad Unified Bus Transceiver	4-188
Am8T26	Schottky Three-State Quad Bus Driver/Receiver	4-190
Am8T26A	Schottky Three-State Quad Bus Driver/Receiver	4-195
Am8T28	Schottky Three-State Quad Bus Driver/Receiver	4-195
Am8212	8-Bit Input/Output Port	4-125
Am8216	4-Bit Parallel Bidirectional Bus Driver	4-132
Am8226	4-Bit Parallel Bidirectional Bus Driver	4-132
Am9614	Differential Line Driver	
Am9615	Dual Differential Line Receiver	4-72
Am9616	Triple EIA RS-232C/MIL-STD-188C Line Driver	4-205
Am9617	RS-232C Line Receiver	4-209
Application Notes		
Use of the Am26LS29, 30,	31 and 32 Quad Driver/Receiver	
Family in EIA-422 and 423	Applications	4-45


Distinctive Characteristics:

- Conforms to EIA specification RS-232C
- · Short circuit protected output
- Simple slew rate control with external capacitor
- 100% reliability assurance testing in compliance with MIL STD 883
- TTL/DTL compatible input

FUNCTIONAL DESCRIPTION

The Am1488 is a quad line driver that conforms to EIA specification RS-232C. Each driver accepts one or two TTL/DTL inputs and produces a high-level logic signal on its output. The HIGH and LOW logic levels on the output are defined by the positive and negative power supplies to the drivers. For power supplies of plus and minus nine volts, the output levels are guaranteed to meet the $\pm 6\text{-volt}$ specification with a $3k\Omega$ load. There is an internal 300Ω resistor in series with the output to provide current limiting in both the HIGH and LOW logic levels. The Am1488 driver is intended for use with the Am1489 or Am1489A quad line receivers.






Am1488 ORDERING INFORMATION

Temperature Range	Order Number
0°C to +75°C	MC1488L
0°C to +75°C	AM1488PC
0°C to +75°C	AM1488XC
	Range 0°C to +75°C 0°C to +75°C

CONNECTION DIAGRAM Top View



LIC-318

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +17			
Temperature (Ambient) Under Bias	0°C to +75°C			
Supply Voltage to Ground Potential	V+ +15V V15V			
DC Voltage Applied to Outputs for High Output State	$(V^+ + 5.0V) \ge V_o \ge (V^ 5.0V)$			
DC Input Voltage	±15V			

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The following conditions apply unless otherwise specified:

 $T_A = 0^{\circ}C \text{ to } +75^{\circ}C, V^{+} = +9.0V, V^{-} = -9.0V$


arameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units	
liL	Logical "0" Input Current	V _{IN} = 0V			-1.0	-1.6	mA	
T _{iH}	Logical "1" Input Current	V _{IN} = +5.0V			0.005	10.0	μА	
VOH	High Level Output Voltage	R _L = 3.0kΩ,	V ⁺ = 9.0V, V ⁻ = -9.0V	6.0	7.0		Volts	
VOH	High Caval Output Voltage	V _{IN} = 0.8V	V ⁺ = 13.2V, V ⁻ = -13.2V	9.0	10.5		Volts	
VOL	Low Level Output Voltage	R _L = 3.0kΩ,	V+ = 9.0V, V- = -9.0V	-6.0	-6.8		Volts	
VOL	Low Level Output Voltage	V _{IN} = 1.9V	V+ = +3.2V, V- = -13.2V	-9.0	-10.5		Volts	
I _{SC} +	High Level Output Short-Circuit Current	V _{OUT} = 0V, V _{IN} = 0.8V	•	-6.0	-10.0	-12.0	mA	
Isc-	Low Level Output Short-Circuit Current	V _{OUT} = 0V, V _{IN} = 1.9V	V _{OUT} = 0V, V _{IN} = 1.9V		10.0	12.0	mA	
ROUT	Output Resistance	V+ = V- = 0V, VOUT = ±2.	0V	300			Ω	
ICC+ Positive Supply Current (Output Open)	Positive Supply Current	V _{IN} = 1.9V Positive Supply Current		V+ = 9.0V, V- = -9.0V		15.0	20.0	mA
			V _{IN} = 1.9V	V+ = 12V, V- = -12V		19.0	25.0	mA
				V ⁺ = 15V, V ⁻ = -15V		25.0	34.0	mA
	(Output Open)		V+ = 9.0V, V~ = 9.0V		4.5	6.0	mA	
	V _{IN} = 0.8V	V+ = 12V, V- = -12V		5.5	7.0	mA		
			V+ = 15V, V= = -15V		8.0	12.0	mA	
			V+ = 9.0V, V- = -9.0V		-13.0	-17.0	mА	
		V _{IN} = 1.9V	V+ = 12V, V- =12V		-18.0	-23.0	mA	
laa.	Negative Supply Current		V+ = 15V, V- = -15V		-25.0	-34.0	mA	
cc-	(Output Open)		V+ = 9.0V, V- = -9.0V		-1.0	-15	μΑ	
		VIN = 0.8V	V+ = 12V, V- = -12V		-1.0	-15	μА	
			V+ = 15V, V- = -15V		-0.01	-2.5	mA	
ь.	Power Dissipation	V ⁺ = 9.0V, V = -9.0V			252	333	mW	
Pd	FOWEI DISSIPATION	V+ = 12V, V- = -12V			444	576	mW	


Switching Characteristics ($T_A = 25$ °C, $V^+ = +9.0V$, $V^- = -9.0V$)


Parameters	Definition	Test Conditions	Min	Тур	Max	Units
tPLH .	Delay from input LOW to output HIGH	$Z_L=3.0~k\Omega$ and 15 pF		275	350	ns
tPHL	Delay from input HIGH to output LOW			110	175	ns
t,	Output rise time			55	100	ns
ŧ,	Output fall time			45	75	ns


Note 1. Typical values are for TA = 25°C.


TYPICAL CHARACTERISTICS




















LIC-319

Metaliization and Pad Layout



DIE SIZE 0.053" X 0.054"

LIC-320

LIC-321

Am1489 • Am1489A

Quad RS-232C Line Receivers


Distinctive Characteristics:


- Compatible with EIA specification RS-232C
- Input signal range ±30 volts

- 100% reliability assurance testing in compliance with MIL STD 883
- Includes response control input and built-in hysterisis


FUNCTIONAL DESCRIPTION:

The Am1489 and Am1489A are quad line receivers whose electrical characteristics conform to EIA specification RS-232C. Each receiver has a single data input that can accept signal swings of up to ± 30 V. The output of each receiver is TTL/DTL compatible, and includes a 2kn resistor pull-up to V_{CC}. An internal feedback resistor causes the input to exhibit hysterisis so that AC noise immunity is maintained at a high level even near the switching thresholds. For both devices, when a receiver is in a LOW state on the output, the input may drop as LOW as 1.25 volts without affecting the output. Both devices are guaranteed to switch to the HIGH state when the input voltage is below 0.75 V. Once the output has switched to the HIGH state, the input may rise to 1.0 V for the Am1489 or 1.75 V for the Am1489A without causing a change in the output. The Am1489 is guaranteed to switch to a LOW output when its input reaches 1.5 V and, the Am1489A is quaranteed to switch to a LOW output when its input reaches 2.25 V. Because of this hysterisis in switching thresholds, the devices can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am1488.





Am1489 Am1489A Package Temperature Order Order Туре Range Number Number 14-pin Molded DIP AM1489APC 0°C to +75°C AM1489PC 14-pin Hermetic DIP 0°C to +75°C MC1489L MC1489AL 0°C to +75°C Dice AM1489XC AM1489AXC



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +175°C	
Temperature (Ambient) Under Bias	0°C to +75°C	
Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous	-0.5 V to +10 V	
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V _{CC} max	
Input Signal Range	-30 V to +30 V	
Output Current, Into Outputs	30 mA	
DC Input Current Defined b		

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am1489, Am1489A T_A = 0°C to +75°C V_{CC} = 5.0 V ±1% Response control pin open


arameters	Description	Test Condition	s	Min	Typ (Note 1)	Max	Units		
v _{oh}	Output HIGH Voltage	$I_{OH} = -0.5 \text{ mA}$ $V_{IN} = +0.75 \text{ V or open}$		2.6	4.0		Volts		
V _{OL}	Output LOW Voltage	I _{OL} = 10 mA V _{IN} = 3.0 V			0.2	0.45	Volts		
	Incut MCM Level Threshold	T_ = 25°C	Am1489	1.0	1.25	1.5	Volts		
V _{IH} Input	Input HIGH Level Threshold V _{OL} = 0.45 V	$V_{OL} = 0.45 \text{ V}$	Am1489A	1.75	1.95	2.25	Volts		
V _{IL}	Input LOW Level Threshold	T _A = 25°C, V _C	_{DH} = +2.5 V	0.75		1.25	Volts		
	Input LOW Current	$V_{\rm in} = -3.0 \text{ V}$		-0.43			mA		
IIL		$V_{IN} = -25 \text{ V}$		-3.6		-B.3	1 ""		
		I _{IH}	Insuit MICH Current	V _{IN} = +3.0 V		0.43			mA
I _{IH} Input HIGH Current	Input HIGH Current		V _{IN} = +25 V		3.6		8.3	1 ""	
I _{sc}	Output Short Circuit Current	$V_{IN} = 0.0 \text{ V} $ $V_{OUT} = 0.0 \text{ V}$			3.0		mA		
Icc	Power Supply Current	V _{CC} = MAX.			20	26	mA		


Note: 1) Typical Limits are at $V_{CC} = 5.0 \text{ V}$, 25°C ambient and maximum loading.


Switching Characteristics ($T_A = 25$ °C, response control pin open, $C_L = 15$ pF)

Parameters	Definition	Test Conditions	Min	Тур	Max	Units
ФLН	Delay from Input LOW to Output HIGH	$R_L = 3.9 \text{ k}\Omega$		25	85	ns
tPHL	Delay from Input HIGH to output LOW	$R_L = 390 \Omega$		25	50	ns
t _r	Output Rise Time (10% to 90%)	$R_L = 3.9 \text{ k}\Omega$	1	120	175	ns
tf	Output Fall Time (90% to 10%)	$R_L = 390 \Omega$		10	20	ns

TYPICAL CHARACTERISTICS




















LIC-323

SWITCHING TIME TEST CIRCUIT & WAVEFORMS





Metallization and Pad Layout



Am1692/3692

Three-State Differential Line Drivers

DISTINCTIVE CHARACTERISTICS

- Individual three-state enables for each driver
- Dual differential driver or quad single ended line driver.
- Short circuit protection for both source and sink outputs
- Individual rise time control for each output
- 50Ω transmission line drive capability
- · High capacitive load drive capability
- Low I_{CC} and I_{EE} power consumption
 Differential mode 35mW/driver
 Single-ended mode 26mW/driver
- Low current PNP inputs compatible with TTL, MOS and CMOS.
- Advanced low power Schottky processing
- 100% reliability assurance screening to MiL-STD-883 requirements


FUNCTIONAL DESCRIPTION

The Am1692/Am3692 are low power Schottky TTL line drivers with three-state outputs. They feature $\pm 10V$ output common mode range in three-state and 0V output unbalance when operated with $\pm 5V$ power supplies. They feature 4 buffered outputs with high source and sink current capability with internal short circuit protection.

A mode control input provides a choice of operation either as four independent line drivers or two differential line drivers. A rise time control pin allows the use of an external capacitor to reduce rise time for suppression of near end crosstalk to other receivers in the cable.

The Am1692/3692 is constructed using advanced low-power Schottky processing.

LOGIC DIAGRAM (1/2 Circuit Shown)




LIC-326

ORDERING INFORMATION

Package Type	Temperature Range	Order Number	
Hermetic DIP	-55°C to +125°C	DS1692J	
Hermetic Flat Pak	-55°C to +125°C	DS1692F	
Hermetic DIP	0°C to +70°C	DS3692J	
Molded DIP	0°C to +70°C	D\$3692N	

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LIC-327

Am1692/3692

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Supply Voltage V+	7.0V
V-	-7.0V
Power Dissipation	600mW
Input Voltage	-0.5 to +15V
Output Voltage (Power Off)	±15V
Lead Soldering Temperature (10 seconds)	300°C

ELECTRICAL CHARACTERISTICS over the operating temperature range

The following conditions apply unless otherwise specified:

Am1692 (MIL) Am3692 (COM'L) $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$ $T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C}$

V_{CC} = 5.0V ±10%, V_{EE} = GND V_{CC} = 5.0V ±5%, V_{EE} = GND

Mode Voltage ≤ 0.8V

DC CHARACTERISTICS over the operating temperature range

Parameters	Description	Test Cond	itions (Note 2)	Min.	Typ. (Note 1)	Max.	Units
Vo	Differential Outsid Voltage V	0	V _{IN} = 2.0V	2.5	3.6	6.0	Volts
Vo	Differential Output Voltage, VA,B	R _L = ∞	V _{IN} = 0.8V	-2.5	-3.6	-6.0	Volts
V _T			V _{IN} = 2.0V	2	2.6		Volts
VT	Differential Output Voltage, V _{A,B}	$R_L = 100\Omega$	V _{IN} = 0.8V	-2	-2.6		Volts
Vos. Vos	Common-Mode Offset Voltage	$R_L = 100\Omega$			2.5	3	Volts
$ V_T - \overline{V_T} $	Difference in Differential Output Voltage	R _L = 100Ω			0.05	0.4	Volts
vos - vos	Difference in Common-Mode Offset Voltage	R _L = 100Ω			0.05	0.4	Volts
V _{SS}	$ V_T - \overline{V_T} $	$R_L = 100\Omega$		4.0	4.8		Volts
Ixa	0		V _O = 15V		10	150	μА
тхв	Output Leakage Current	V _{CC} = 0 V _O = -15V			-10	-150	μА
		V _{IN} = 2.4V, V			-150	μΑ	
lox	Three-State Output Current	V _{IN} = 0.4V,			150	μА	
		V - 0.4V	V _{OA} = 6.0V		80	150	mA
Isa	Codered Short Commit Comment	$V_{IN} = 2.4V$	V _{OB} = 0V		-80	-150	mA
	Output Short Circuit Current	V _{IN} = 0.4V	V _{OA} = 0V		-80	-150	mA
ISB		VIN - 0.44	V _{OB} = 6.0V	1	80	150	mA
Icc	Supply Current				18	30	mA

Notes: 1. Typical limits are at V_{OC} = 5.0V, V_{EE} = GND, 25°C ambient and maximum loading.

^{2.} RL connected between each output and its complement.

ELECTRICAL CHARACTERISTICS over the operating temperature range

The following conditions apply unless otherwise specified:

Am1692 (M(L) Am3692 (COM'L) T_A = -55°C to +125°C T_A = 0°C to +70°C

 $V_{CC} = 5.0V \pm 10\%, V_{EE} = -5.0V \pm 10\%$ $V_{CC} = 5.0V \pm 5\%, V_{EE} = -5.0V \pm 5\%$

Mode Voltage ≤ 0.8V

DC CHARACTERISTICS over the operating temperature range unless otherwise noted

Parameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units	
Vo	Output Voltage		V _{IN} = 2.4V	7	8.5	12	Volts	
Vo	- Output Voltage	R _L = ∞	V _{IN} = 0.4V	-7	-8.5	-12	Volts	
VT	Output Voltage	D - 0000	V _{IN} = 2.4V	6	7.3		Volts	
V _T	Output Voltage	R _L = 200Ω	V _{IN} = 0.4V	-6	-7.3		Volts	
$ V_T - V_T $	Output Unbalance	V _{CC} = V _{EE} , R _L	= 200Ω		0.02	0.4	Volts	
lx ⁺	Output Lookage Pewer OFF	V ₀ = 15V			20	150	μА	
γ <u>_</u>	Output Leakage Power OFF	V _{CC} = V _{EE} = 0V	V _O = -15V		-20	-150	μА	
1	Three-State Output Current	V _{IN} = 2.4V, V _O ≥ -			-150	μΑ		
lox	Trues-State Output Current	V _{IN} = 0.4V, V _O ≤ 10	V _{IN} = 0.4V, V _O ≤ 10V			150	μА	
ls ⁺	Output Short Circuit Course	V 0V	V _{IN} = 2.4V		-80	-150	mA	
ls ⁻	Output Short Circuit Current	V _O = 0V	V _{IN} = 0.4V		80	150	mA	
ISLEW	Slew Control Current				±140		μΑ	
lcc	Positive Supply Current	V _{IN} = 0.4V, R _L = ∞			18	30	mA	
lee	Negative Supply Current	VIN = 0.4V, AL = ∞			-10	-22	mA	
VIH	High Level Input Voltage			2			Volts	
VIL	Low Level Input Voltage	7				8.0	Volts	
	Illah Laurita a 10	T	V _{IN} = 2.4V		1	40		
litt	High Level Input Current	±5.25 ≤ V _{EE} ≤ 0V	V _{IN} ≤ 15V		10	100	μΑ	
l _{IL}	Low Level Input Current	7	V _{IN} = 0.4V		-30	-200	μА	
VI	Input Clamp Voltage	7	I _{IN} = -12mA		1	-1.5	Volts	

Note: Typical values are at $V_{CC} = 5.0V$, $V_{EE} = -5.0V$, 25°C ambient and maximum loading.


AC CHARACTERISTICS TA = 25°C

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
V _{CC} = 5.0V	, Mode Select = 8.0V					
tr	Differential Output Rise Time	$R_L = 100\Omega$, $C_L = 500$ pF, (Fig. 1)		120	200	ns
t _f	Differential Output Fall Time	R _L = 100Ω, C _L = 500pF, (Fig. 1)		120	200	ns
^t PDH	Output Propagation Delay	R _L = 100Ω, C _L = 500pF, (Fig. 1)		120	200	ns
t _{PDL}	Output Propagation Delay	R _L = 100Ω, C _L = 500pF, (Fig. 1)		120	200	ns
tpZL	Three-State Delay	R _L = 100Ω, C _L = 500pF, (Fig. 2)		180	250	ns
tpzH	Three-State Delay	$R_L = 100\Omega$, $C_L = 500pF$, (Fig. 2)		180	250	ns
tpLZ	Three-State Delay	R _L = 100Ω, C _L = 500pF, (Fig. 2)		80	150	ns
t _{PHZ}	Three-State Delay	$R_L = 100\Omega$, $C_L = 500pF$, (Fig. 2)		80	150	ns
V _{CC} = 5.0V	, $V_{EE} = -5.0V$, Mode Select = 0.	8V				
tr	Differential Output Rise Time	R _L = 200Ω, C _L = 500pF, (Fig. 1)		190	300	пѕ
tı	Differential Output Fall Time	R _L = 200Ω, C _L = 500pF, (Fig. 1)		190	300	ns
1 _{PDL}	Output Propagation Delay	$R_L = 200\Omega$, $C_L = 500pF$, (Fig. 1)		190	300	ns
t _{PDH}	Output Propagation Delay	$R_L = 200\Omega$, $C_L = 500pF$, (Fig. 1)		190	300	ns
lpziL	Three-State Delay	$R_L = 200\Omega$, $C_L = 500pF$, (Fig. 2)		180	250	ns
t _{PZH}	Three-State Delay	R _L = 200Ω, C _L = 500pF, (Fig. 2)		180	250	ns
t _{PLZ}	Three-State Delay	$R_L = 200\Omega$, $C_L = 500pF$, (Fig. 2)		80	150	ns
t _{PHZ}	Three-State Delay	$R_L = 200\Omega$, $C_L = 500pF$, (Fig. 2)		80	150	ns

Am1692/3692 FUNCTIONAL TABLE

	Inp	uts	Outputs		
Mode	A(D)	B(C)	A(D)	B(C)	
0	0	0	0	1	
0	0	1	Z	Z	
0	1	0	1	0	
0	1	1	Z	Z	
1	0	0	0	0	
1	0	1	0	1	
1	_ 1	0	1	0	
1	1	1	1	1	

SWITCHING TIME WAVEFORMS AND AC TEST CIRCUIT



*Current probe is the easiest way to display a differential waveform.

Figure 1. Rise and Fall Time





Figure 2. Three State Delays


Slew Rate (Rise or Fall Time) Versus External Capacitor



BL1-010

APPLICATION

Am1692/3692 USED AS A DRIVER MEETING MIL-STD-188-114



Am25LS240 • Am54LS/74LS240

Octal Three-State Inverting Drivers

DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines.
- Data-to-output propagation delay times 18ns MAX.
- Enable-to-output 30ns MAX.
- Am25LS240 specified at 48mA output current
- 20 pin hermetic and molded DIP packages.
- 100% product assurance testing to MIL-STD-883 requirements


FUNCTIONAL DESCRIPTION

The 'LS240 is an octal inverting line driver fabricated using advanced low-power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.

Three-state outputs are provided to drive bus lines directly. The Am25LS240 is specified at 48mA and 24mA output sink current, while the Am54/74LS240 is guaranteed at 12mA over the military range and 24mA over the commercial range. Four buffers are enabled from one common line and the other four from a second enable line.

Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.

LOGIC DIAGRAM



INP	UTS	OUTPUT
lo	Α	Y
H	х	Z
L	н	L
L	L	н

Note: All devices have input hysteresis.

LIC-331


LIC-332

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



V_{CC} = Pin 20 GND = Pin 10

LIC-333

Am25LS240

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L $T_A = 0$ °C to +70°C $V_{CC} = 5.0V \pm 5\%$ (MIN. = 4.75V MAX. = 5.25V)

MIL $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C V}_{CC} = 5.0\text{V} \pm 10\%$ (MIN. = 4.50V MAX. = 5.50V)

DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Description			Test C	Test Conditions (Note 1)		Typ. (Note 2)	Max.	Units
V _{OH} High-Level Output Voltage		<u> </u>	V _{CC} = MIN., V _{II} I _{OH} = -3.0mA, ¹		2.4	3.4		Volts	
•он	mgn-cover Carpat	VOILEY!	•		MIL, I _{OH} = -12mA	2.0			VOILS
				V _{IL} = 0.5V	COM'L, I _{OH} = -15mA	2.0			1
					All I _{OL} = 12mA		0.25	0.4	
VOL	Low-Level Output \	Voltage)	V _{CC} = MIN.	All I _{OL} = 24mA		0.35	0.5	Volts
				COM'L I _{OL} = 48mA	1		0.55	1	
V _{IH}	High-Level Input Voltage		Guaranteed inpu voltage for all in		2.0			Volts	
	COM'L						0.8	14-10-	
V _{iL}	Low-Level Input Vo	otage	MIL					0.7	Volts
VIK	Input Clamp Voltage		VCC = MIN., II =	- 18mA			-1.5	Volts	
	Hysteresis (V _{T+} - V _{T-})		V _{CC} = MIN.		0.2	0.4		Volts	
lozn	Off-State Output Co High Level Voltage		ıd	V _{CC} = MAX.	V _O = 2.7V			20	
lozi.	Off-State Output Co Low-Level Voltage	put Current,		V _{IH} = 2.0V V _{IL} = V _{IL} MAX.	V _O = 0.4V			-20	- μΑ
l _t	Input Current at Maximum Input Voltage		V _{CC} = MAX., V _I	= 7.0V			0.1	mA	
f _H	High-Level Input Current, Any Input		VCC MAX., VIH	= 2.7V		1	20	μА	
I _{IL}	Low-Level Input Cu	ırrent		VCC = MAX., VI	L = 0.4V	-		-200	μA
Isc	Short Circuit Output Current (Note 3)		V _{CC} = MAX.		-40		-225	mA	
	1		All Outputs HIGH		<u> </u>	13	23	\vdash	
Icc	Supply Current	Supply Current V _{CC} = MAX. Outputs open		All Outputs LOW		1	26	44	mA
				Outputs at Hi-Z			29	50	1

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are V_{CC} = 5.0 V, T_A = 25°C.

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65°C to +150°C			
Temperature (Ambient) Under Bias	-55°C to +125°C			
Supply Voltage to Ground Potential	-0.5V to +7.0V			
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} m			
DC Input Voltage	-0.5V to +7.0V			
DC Output Current	150mA			
DC Input Current	-30mA to +5.0mA			

Am25LS/54LS/74LS240

Am54LS/74LS240 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ $V_{CC} = 5.0V \pm 5\%$ (MIN. = 4.75V MAX. = 5.25V)

MIL $T_A = -55^{\circ}\text{C to } + 125^{\circ}\text{C V}_{CC} = 5.0\text{V} \pm 10\%$ (MIN. = 4.50V MAX. = 5.50V)


DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Description			Test C	Test Conditions (Note 1)		Typ. (Note 2)	Max.	Units
,,	Wieb Level Overva	\/_l+		$V_{CC} = MIN., V_{IH}$ $I_{OH} = -3.0 \text{mA}, V_{IH}$		2.4	3.4		Volts
V _{ОН}	High-Level Output	voitagi	B	V _{CC} = MIN.,	MIL, I _{OH} = -12mA	2.0			Voits
				$V_{IL} = 0.5V$	COM'L, I _{OH} = -15mA	2.0			1
V	Low-Level Output \	/altana		V _{CC} = MIN.	All, I _{OL} = 12mA		0.25	0.4	Volts
V _{OL}	Low-Level Output V	voitage	,	VCC - IVIIIV.	COM'L, I _{OL} = 24mA		0.35	0.5	Volts
V _{IH}	High-Level Input Voltage		Guaranteed inpu voltage for all in		2.0			Volts	
	COM'L						0.8	Volts	
VIL	Low-Level Input Vo	ntage	MIL					0.7	VOICS
VIK	Input Clamp Voltage		V _{CC} = MIN., I _I =	-18mA			-1.5	Volts	
	Hysteresis (V _{T+} - V _{T-})		V _{CC} = MIN.		0.2	0.4		Volts	
l _{ozh}	Off-State Output Current, High Level Voltage Applied		V _{CC} = MAX.	V _O = 2.7V			20	4	
lozL	Off-State Output Current, Low-Level Voltage Applied		$V_{IH} = 2.0V$ $V_{IL} = V_{IL}MAX$.	V _O = 0.4V			-20	μΑ	
l _l	Input Current at Ma Input Voltage	aximur	n	V _{CC} = MAX., V _I	= 7.0V			0.1	mA
I _{IH}	High-Level Input Cu	urrent,	Any Input	V _{CC} MAX., V _{IH}	= 2.7V			20	μА
IIL	Low-Level Input Current		V _{CC} = MAX., V _I	L = 0.4V			-200	μА	
Isc	Short Circuit Output Current (Note 3)		V _{CC} = MAX.		-40		-225	mA	
		Supply Current V _{CC} = MAX. Outputs open		All Outputs HIGH		1	13	23	
Icc	Supply Current			All Outputs LOW			26	44	mA
				Outputs at Hi-Z			29	50	

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are V_{CC} = 5.0 V, T_A = 25°C.

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



SWITCHING CHARACTERISTICS

 $(T_A = +25^{\circ}C, V_{CC} = 5.0V)$

		Am25LS240			Am54LS/74LS240				Test Conditions	
arameters	Description	Min.	Тур.	Max.	Min.	Тур.	Гур. Мах.	Units	(Notes 1-5)	
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output		8.0	12	-	9.0	14	ns		
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output		12	16		12	18	ns	$C_L = 45pF$ $R_L = 667\Omega$	
tpZL	Output Enable Time to Low Level		19	27	_	20	30	ns	_	
t _{PZH}	Output Enable Time to High Level		14	20		15	23	ns		
tpLZ	Output Disable Time from Low Level		14	23		15	25	ns	C _L = 5.0pF	
t _{PHZ}	Output Disable Time from High Level		10	18		10	18	กร	$R_L = 667\Omega$	

	Am25LS ONLY SWITCHING CHARACTERISTICS		LS COM'L	Am25	LS MIL			
OVER OPERATING RANGE* Parameters Description		T _A = 0°C to +70°C V _{CC} = 5.0V ±5% Min. Max.		1 '''	C to +125°C .0V ±10% Max.	Units	Test Condition	
tpLH	Propagation Delay Time, Low-to-High-Level Output		16	1	19	ns		
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output		22		25	ns	C _L = 45pF R _L = 667Ω	
tpZL	Output Enable Time to Low Level		37		42	ns	7	
t _{PZH}	Output Enable Time to High Level		27		31	ns	7	
tpLZ	Output Disable Time from Low Level		31		36	ns	C _L = 5.0pF	
tpHZ	Output Disable Time from High Level		25		28	ns	R _L = 667Ω	

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

LOAD CIRCUIT FOR **VOLTAGE WAVEFORMS** THREE-STATE OUTPUTS **ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS** OUTPUT CONTROL (LOW-LEVEL ENABLING) 1.30 IZL tLZ WAVEFORM 1 SICLOSED SZ OPEN CLOSE FROM OUTPUT - ¹7H 'HZ 0.5V VOH 1.30 S₁ & S₂ CLOSED WAVEFORM 2 LIC-334 LIC-335

Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily. PRR < 1.0MHz, Z_{OUT} ≈ 50Ω and t_τ < 2.5ns, t_ξ < 2.5ns.

Am25LS241 • Am54LS/74LS241 Am25LS244 • Am54LS/74LS244

Octal Three-State Buffers

DISTINCTIVE CHARACTERISTICS

Enable-to-output - 30ns MAX.

- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- Data-to-output propagation delay times 18ns MAX.
- Am25LS241 and 244 specified at 48mA output current
- 20 pin hermetic and molded DIP packages
- 100% product assurance testing to MIL-STD-883 requirements

FUNCTIONAL DESCRIPTION


The 'LS241 and 'LS244 are octal buffers fabricated using advanced low-power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.


Three-state outputs are provided to drive bus lines directly. The Am25LS241 and Am25LS244 are specified at 48mA and 24mA output sink current, while the Am54LS/74LS241 and Am54LS/74LS244 are guaranteed at 12mA over the military range and 24mA over the commercial range. Four buffers are enabled from one common line and the other four from a second enable line.


The 'LS241 has enable inputs of opposite polarity to allow use as a transceiver without overlap. The 'LS244 enables are of similar polarity for use as a unidirectional buffer in which both halves are enabled simultaneously.

Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.









Am25LS241 • Am25LS244 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Description			Test C	Test Conditions (Note 1)		Typ. (Note 2)	Max.	Units
VoH	High-Level Outpu	t Voltag	Δ.	V _{CC} = MIN., V _{II} I _{OH} = -3.0mA, V	$V_{IL} = V_{IL}MAX.$	2.4	3.4		Volts
YOR	mgn-covor Garpa	ir AdiraRi	•	V _{CC} = MIN., MIL, I _{OH} = -12mA		2.0			70.03
				V _{IL} = 0.5V	COM'L, I _{OH} = -15mA	2.0			1
					All I _{OL} = 12mA		0.25	0.4	
VOL	Low-Level Output	t Voltage	•	V _{CC} = MIN.	All IOL = 24mA	i	0.35	0.5	Volts
				COM'L, I _{OL} = 48mA	1		0.55	1	
VIH	High-Level Input Voltage		Guaranteed inpu voltage for all in		2.0			Volts	
.,		/- la	COM'L					0.8	1
VIL	Low-Level Input \	voitage	MIL					0.7	Volts
VIK	Input Clamp Voltage		V _{CC} = MIN., I _I =	= -18mA	<u> </u>		-1.5	Volts	
	Hysteresis (V _{T+} -	- V _T _)		V _{CC} = MIN.		0.2	0.4		Volts
ЮZН	Off-State Output High Level Voltage		ed .	V _{CC} = MAX.				20	
lozi	Off-State Output Cow-Level Voltage		d	V _{IH} = 2.0V V _{IL} = V _{IL} MAX.	V _O = 0.4V			-20	μА
ŧı	Input Current at Maximum Input Voltage		V _{CC} = MAX., V _I	= 7.0V			0.1	mA	
1 _{IH}	High-Level Input	Current,	Any Input	V _{CC} = MAX., V _I	H = 2.7V	 		20	μА
I _{IL}	Low-Level Input (Current		V _{CC} = MAX., V _I	L = 0.4V	 		-200	μА
l _{sc}	Short Circuit Output Current (Note 3)		V _{CC} = MAX.		-40		-225	mA	
		Vcc = MAX.		All Outputs HIGH		†	13	23	t
Icc	Supply Current			All Outputs LOW			27	46	mA
				Outputs at Hi-Z		 	32	54	

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are V_{CC} = 5.0V, T_A = 25°C.

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65°C to +150°C			
Temperature (Ambient) Under Bias	-55°C to +125°C			
Supply Voltage to Ground Potential	-0.5V to +7.0V			
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} ma			
DC Input Voltage	-0.5V to +7.0V			
DC Output Current	150mA			
DC Input Current	-30mA to +5.0mA			

Am25LS/54LS/74LS241/244

Am54LS/74LS241 • Am54LS/74LS244 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:


DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Des	Description Test Conditions (Note 1)				Min.	Typ. (Note 2)	Max.	Units	
V	High-Level Output Voltage			$V_{CC} = MIN., V_{IH}$ $I_{OH} = -3.0 \text{mA}, V_{IH}$	2.4	3.4		Volts		
V _{OH}				V _{CC} = MIN.,	MIL, $I_{OH} = -12mA$	2.0	_		Voits	
				$V_{IL} = 0.5V$	COM'L, I _{OH} = −15mA	2.0			1	
	Lave Lavel Output	1. 1. 10			All, I _{OL} = 12mA		0.25	0.4	4 Volts	
v or	Low-Level Output Voltage			V _{CC} = MIN.	COM'L, I _{OL} = 24mA		0.35	0.5	Voits	
V _{IH}	High-Level Input Voltage			Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
.,	1 - 1 - 11 - 11/-11		COM'L					0.8	Volts	
V _{IL}	Low-Level Input Vol	oitage	MIL					0.7	Voits	
V _{IK}	V _{IK} Input Clamp Voltage			V _{CC} = MIN., I _I =	= -18mA			-1.5	Volts	
	Hysteresis (V _{T+} - V _{T-})			V _{CC} = MIN.		0.2	0.4		Volts	
l _{OZH}	Off-State Output Current, High Level Voltage Applied			V _{CC} = MAX.	V _O = 2.7V			20	μА	
I _{OZL}	Off-State Output C Low-Level Voltage		d	$V_{IH} = 2.0V$ $V_{IL} = V_{IL}MAX$.	V _O = 0.4V			-20		
I ₁	Input Current at Maximum Input Voltage			V _{CC} = MAX., V _I	= 7.0V			0.1	mA	
I _{IH}	High-Level Input Current, Any Input			V _{CC} = MAX., V _I	H = 2.7V			20	μΑ	
I _{IL}	Low-Level Input Current			V _{CC} = MAX., V _{IL} = 0.4V				-200	μΑ	
Isc	Short Circuit Output Current (Note 3)			V _{CC} = MAX.		-40		-225	mA	
	Supply Current V _{CC} = Outpu		- MAV	All Outputs HIGH			13	23		
Icc				ts open Outputs at Hi-Z			27	46	mA	
			uts open				32	54	7	

Notes: 1. For conditions shown as MIN, or MAX., use the appropriate value specified under recommended operating conditions.

2. All typical values are V_{CC} = 5.0 V, T_A = 25°C.

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



 $C_1 = 5.0pF$ $R_L = 667\Omega$

SWITCHING CHARACTERISTICS

Output Disable Time from Low Level

Output Disable Time from High Level

 $(T_A = +25^{\circ}C, V_{CC} = 5.0V)$

tpLZ

tPHZ

	-, , , , , , , , , , , , , , , , , , ,	Am25LS241 Am26LS244			Am54LS/74LS241 Am54LS/74LS244				Test Conditions	
Parameters	Description	Description Min.		Max.	Min.	Тур.	Max.	Units	(Notes 1-5)	
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output		10	15		12	18	ns		
t PHL	Propagation Delay Time, High-to-Low-Level Output		12	18		12	18	ns	$C_L = 45pF$ $R_L = 667\Omega$	
tpZL	Output Enable Time to Low Level		20	30	T	20	30	ns		
tpzH	Output Enable Time to High Level	1	15	23		15	23	ns		

25

18

15

10

25

18

ns


กร

15

10

Am25LS (SWITCHIN OVER OPI	DNLY IG CHARACTERISTICS ERATING RANGE*	T _A = 0°	LS COM'L C to +70°C	Am25LS MIL T _A = -55°C to +125°C V _{CC} = 5.0V ±10%			
Parameters	Description	VCC = Min.	5.0V ±5% Max.	Min.	Max.	Units	Test Conditions
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output		21	1	24	ns	
tpHL	Propagation Delay Time, High-to-Low-Level Output		25		28	ns	C _L = 45pF R _L = 667Ω
tezL	Output Enable Time to Low Level		41		47	ns	1 -
t _{PZH}	Output Enable Time to High Level		31	1	47	ns	1
tpLZ	Output Disable Time from Low Level		34	1	36	ns	C _L = 5.0pF
t _{PHZ}	Output Disable Time from High Level		25		28	ns	R _L = 667Ω

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.



Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 Pulse generator characteristics: PRR ≤ 1.0MHz, Z_{OUT} ≈ 50Ω, t_r ≤ 15ns, t_f ≤ 6ns.
 When measuring t_{PLH} and t_{PHL}, switches S₁ and S₂ are closed.

Am25LS242 • Am54LS/74LS242 Am25LS243 • Am54LS/74LS243

Quad Bus Transceivers with Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- Data to output propagation delay times 18ns MAX.
- Enable to output 30ns MAX.
- Am25LS242 and Am25LS243 are specified at 48mA output current
- 100% product assurance testing to MIL-STD-883 requirements


FUNCTIONAL DESCRIPTION

The 'LS242 and 'LS243 are quad bus transceivers designed for asynchronous two-way communications between data buses.

The 'LS242 and 'LS243 have the two 4-line data paths connected input-to-output on both sides to form an asynchronous transceiver/buffer with complementing enable inputs. The 'LS242 is inverting, while the 'LS243 presents non-inverting data at the outputs.

Three-state outputs are provided to drive bus lines directly. The Am25LS242 and Am25LS243 are specified at 48mA and 24mA output sink current, while the Am54/74LS242 and 243 are guaranteed at 12mA over the military range and 24mA over the commercial range.

Improved noise rejection and high fan-out are provided by input hysteresis and low current PNP inputs.



Am25LS242 • Am25LS243 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply unless Otherwise Specified:

DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Des	criptio	n	Test	Test Conditions (Note 1)		Typ. (Note 2)	Max.	Units	
V	High-Level Output Voltage			V _{CC} = MIN., V _I I _{OH} = -3.0mA,	2.4	3.4		Volts		
V _{OH}				V _{CC} = MIN.,	MIL, I _{OH} = -12mA	2.0			VOILS	
					COM'L, I _{OH} = -15mA	2.0			}	
					All I _{OL} = 12mA	İ	0.25	0.4		
VOL	Low-Level Output	Low-Level Output Voltage			All IOL = 24mA		0.35	0.5	Volts	
					COM'L, I _{OL} = 48mA			0.55]	
V _{IH}	High-Level Input V	/oltage		Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
v	Law Loyal Inc. V		COM'L					0.8	Malaa	
V _{IL}	Low-Level Input V	oitage	MIL					0.7	Volts	
VIK	Input Clamp Volta	ge		V _{CC} = MIN., I	= -18mA			-1.5	Volts	
	Hysteresis (V _{T+} - V _{T-})			V _{CC} = MIN.	0.2	0.4		Volts		
ľоzн	Off-State Output Current, High Level Voltage Applied			V _{CC} = MAX.	V _O = 2.7V			40		
lozL	Off-State Output C Low-Level Voltage			$V_{IH} = 2.0V$ $V_{IL} = V_{IL}MAX.$ $V_{O} = 0.4V$				-200	μΑ	
I ₁	Input Current at M	Input Current at Maximum			V _I = 7.0V, GAB or GBA			0.1	mA	
'I	Input Voltage			$V_{CC} = MAX$. $V_1 = 7.0V$, $\overline{G}AB$ or $\overline{G}BA$ $V_1 = 5.5V$, A or B				0.1	mA	
ŀН	High-Level Input C	Current,	Any Input	V _{CC} = MAX., \	/ _{IH} = 2.7V			20	μА	
lμ	Low-Level Input Current			V _{CC} = MAX., V _{IL} = 0.4V				-200	μА	
Isc	Short Circuit Output Current (Note 3)			V _{CC} = MAX.		-40		-225	mA	
			- MAY	All Outputs HIGH	'LS242, 'LS243		22	38		
lcc l	,		C = MAX. tputs open ote 4)	All Outputs LOW	'LS242, 'LS243		29	50	mA	
				Outputs at	'LS242		29	50	1	
				Hi-Z	'LS243	T = T	32	54	1	

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.

- 2. All typical values are V_{CC} = 5.0V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
- 4. For 'LS242 and 'LS243 ICC is measured with transceivers enabled in one direction only, or with all transceivers disabled.

MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65°C to +1 50 °C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +7.0V
DC Output Current	150mA
DC Input Current	~30mA to +5.0mA

Am25LS/54LS/74LS242/243

Am54LS/74LS242 • Am54LS/74LS243 ELECTRICAL CHARACTERISTICS

The Following Conditions Apply unless Otherwise Specified:

COM'L $T_A = 0^{\circ}C$ to +70°C $V_{CC} = 5.0V \pm 5\%$ (MIN. = 4.75V MAX. = 5.25V)


MIL $T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C V}_{CC} = 5.0\text{V} \pm 10\%$ (MIN. = 4.50V MAX. = 5.50V)

DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Des	criptio	n	Test	Test Conditions (Note 1)		(Note 2)	Max.	Units
V	High-Level Output Voltage			V _{CC} = MIN., V _I I _{OH} = −3.0mA,	2.4	3.4		Volts	
V _{OH}				V _{CC} = MIN., MIL, I _{OH} = -12mA		2.0			
				$V_{IL} = 0.5V$	COM'L, I _{OH} = -15mA	2.0		}]
	Low-Level Output Voltage			V _{CC} = MIN. All, I _{OL} = 12mA			0.25	0.4	Volts
VOL				ACC - IAITIA'	COM'L, I _{OL} = 24mA	F	0.35	0.5	70165
V _{IH}	High-Level Input Voltage			Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
	1 . 1 . 11		COM'L			1		0.8	Volts
VIL	Low-Level Input V	oitage	MIL					0.7	
VIK	Input Clamp Voltage		V _{CC} = MIN., I	= -18mA			-1.5	Volts	
	Hysteresis (V _{T+} - V _{T-})			V _{CC} = MIN.		0.2	0.4		Volts
lozh	Off-State Output Current, High Level Voltage Applied		V _{CC} = MAX.	V _O = 2.7V			40		
lozL	Off-State Output Current, Low-Level Voltage Applied		V _{IH} = 2.0V V _{IL} = V _{IL} MAX. V _O = 0.4V			-200	μΑ		
	Input Current at N	laximun	n	V MAY	V ₁ = 7.0V, GAB or GBA V ₁ = 5.5V, A or B			0.1	mA
11	Input Voltage					<u> </u>		0.1	mA
hH.	High-Level Input	Current,	Any Input	V _{CC} MAX., V _{IH}	= 2.7V			20	μА
կլ	Low-Level Input C	urrent		V _{CC} = MAX., V	/ _{IL} = 0.4V			-200	μA
Isc	Short Circuit Output Current (Note 3)			V _{CC} = MAX.		-40		-225	mA
	Supply Current C		V _{CC} ≈ MAX.	All Outputs HIGH	'LS242, 'LS243		22	38	
Icc		Outp	uts open	All Outputs LOW	'LS242, 'LS243		29	50	mA
	(Note		4)	Outputs at	'LS242		29	50	1
				Hi-Z	'LS243		32	54	1

Notes: 1. For conditions shown as MIN' or MAX., use the appropriate value specified under recommended operating conditions.

- 2. All typical values are V_{CC} = 5.0V, T_A = 25°C.
- 3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
- 4. For 'LS242 and 'LS243 IcC is measured with transceivers enabled in one direction only, or with all transceivers disabled.



Am25LS242 •	Am54LS/74LS242
SWITCHING	CHARACTERISTICS
T 10500 M	- 504

(T _A = +25°C, V _{CC} = 5.0V)		Am25LS242			Am54LS/74LS242			1	Test Conditions
Parameters	Description	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	(Notes 1-5)
tpLH	Propagation Delay Time, Low-to-High-Level Output		8.0	12		9.0	14	ns	
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output		12	16		12	18	ns	$C_L = 45pF$ $R_L = 667\Omega$
tpZL	Output Enable Time to Low Level		20	30		20	30	ns	
tpZH	Output Enable Time to High Level		15	23		15	23	ns	
tpLZ	Output Disable Time from Low Level		15	25		15	25	ns	C _L = 5.0pF
tpHZ	Output Disable Time from High Level		10	18		10	18	ns	$R_L = 667\Omega$

	Am25LS242 ONLY		Am25LS COM'L		Am25LS MIL		
SWITCHING CHARACTERISTICS OVER OPERATION RANGE* Parameters Description		T _A = 0°C to +70°C V _{CC} = 5.0V ±5% Min. Max.		T _A = -55°C to +125°C V _{CC} = 5.0V ±10% Min. Max.		Units	Test Conditions
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output		16		19	ns	
t _{PHL}	Propagation Dalay Time, High-to-Low-Level Output		22		25	ns	C _L = 45pF R _L = 667Ω
tpZL	Output Enable Time to Low Level		37	1	42	กร	-
t _{PZH}	Output Enable Time to High Level		29		33	ns	7
tPLZ	Output Disable Time from Low Level		33		38	ns	C _L = 5.0pF
t _{PHZ}	Output Disable Time from High Level		25		28	กร	R _L = 667Ω


Am25LS243 • Am54LS/74LS243
SWITCHING CHARACTERISTICS

$T_A = +25^{\circ}C$, $V_{CC} = 5.0V$		Am25LS243			Am54LS/74LS243				Test Conditions
Parameters	Description	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	(Notes 1-5)
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output		10	15		12	18	ns	
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output		12	18		12	18	ns	C _L = 45pF R _L = 667Ω
t _{PZL}	Output Enable Time to Low Level		20	30		20	30	ns	
t _{PZH}	Output Enable Time to High Level		15	23	<u> </u>	15	23	ns	
t _{PLZ}	Output Disable Time from Low Level		15	25		15	25	ns	C _L ≈ 5.0pF
t _{PHZ}	Output Disable Time from High Level	_	10	18		10	18	ns	$R_L = 667\Omega$


	Am25LS243 ONLY SWITCHING CHARACTERISTICS		Am25LS COM'L Am25LS MIL				
OVER OPERATION RANGE*		T _A = 0°C to +70°C V _{CC} = 5.0V ±5%		T _A = -55°C to +125°C V _{CC} = 5.0V ±10%			
Parameters	Description	Min.	Max.	Min.	Max.	Units	Test Conditions
t _{PLH}	Propagation Delay Time, Low-to-High-Level Output		21		24	ns	
t _{PHL}	Propagation Delay Time, High-to-Low-Level Output		25		28	ns	C _L = 45pF R _L = 667Ω
tpZL	Output Enable Time to Low Level		41	<u> </u>	47	ns	1 -
t _{PZH}	Output Enable Time to High Level		33	1	49	ns	7
tPLZ	Output Disable Time from Low Level		36		38	ns	C _L = 5.0pF
tpHZ	Output Disable Time from High Level		25		28	กร	R ₁ = 667Ω

SWITCHING CHARACTERISTICS TEST CONDITIONS

LOAD CIRCUIT FOR THREE-STATE OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS



LIC-350

LIC-351

Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
- 4. Pulse generator characteristics: PRR < 1MHz, $Z_{OUT} \approx 50\Omega$, $t_1 < 15$ ns, $t_2 < 6$ ns. 5. When measuring t_{PLH} and t_{PHL} , switches S_1 and S_2 are closed.

FUNCTION TABLES

Am54LS/74LS242

	TROL PUTS	DATA OUTPUTS
GAB	GBA	A B
Н	н	0 1
L	н	• •
н	L	ISOLATED
L	L	। ত

l = Input

H = HIGH L = LOW

O = Output

O = Inverting Output

Am54LS/74LS243

	CONTROL INPUTS		TA PUTS
GAB	GBA	A	В
Н	Н	0	1
L.	н	•	•
н	L	ISOL	ATED
L	L	11_	_ 0

^{*}Possible destructive oscillation may occur if the transceivers are enable in both directions at once.

Am26LS29

Quad Three-State Single Ended RS-423 Line Driver

DISTINCTIVE CHARACTERISTICS

- Four single ended line drivers in one package for maximum package density
- Output short-circuit protection
- Individual rise time control for each output
- 50Ω transmission line drive capability
- High capacitive load drive capability
- Low I_{CC} and I_{EE} power consumption (26mW/driver typ.)
- Meets all requirements of RS-423
- Three-state outputs for bus oriented systems
- Outputs do not clamp line with power off or in hi-impedance state over entire transmission line voltage range of RS-423
- Low current PNP inputs compatible with TTL, MOS and CMOS
- Available in military and commercial temperature range
- Advanced low power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements

FUNCTIONAL DESCRIPTION


The Am26LS29 is a quad single ended line driver, designed for digital data transmission. The Am26LS29 meets all the requirements of EIA Standard RS-423 and Federal STD 1030. It features four buffered outputs with high source and sink current, and output short circuit protection.

A slew rate control pin allows the use of an external capacitor to control slew rate for suppression of near end cross talk to receivers in the cable.

The Am26LS29 has three-state outputs for bus oriented systems. The outputs in the hi-impedance state will not clamp the line over the transmission line voltage of RS-423. A typical full duplex system would use the Am26LS29 line driver and up to twelve Am26LS32 line receivers or an Am26LS32 line receiver and up to thirty-two Am26LS29 line drivers with only one enabled at a time and all others in the three-state mode.

The Am26LS29 is constructed using advanced low-power Schottky processing.

LOGIC DIAGRAM




BLI-001

ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	AM26LS29DM
Hermetic Flat Pak	-55°C to +125°C	AM26LS29FM
Dice	-55°C to +125°C	AM26LS29XM
Hermetic DIP	0°C to +70°C	AM26LS29DC
Molded DIP	0°C to +70°C	AM26LS29PC
Dice	0°C to +70°C	AM26LS29XC

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

BLI-004

Am26LS29

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Supply Voltage	
V+	7.0V
V-	-7.0V
Power Dissipation	600mW
Input Voltage	-0.5 to +15.0V
Output Voltage (Power Off)	±15V
Lead Soldering Temperature (10 seconds)	300°C

ELECTRICAL CHARACTERISTICS over the operating temperature range

The following conditions apply unless otherwise specified:

DC CHARACTERISTICS over the operating temperature range (Notes 1 and 2)

Parameters	Description	Test Cond	litions	Min.	Typ. (Note 1)	Max.	Units
v _o	Output Voltage	R∟≃∞	V _{IN} = 2.4V	4.0	4.4	6.0	Volts
<u>vo</u>	Output Voltage	ן הניי	VIN = 0.4V	-4.0	-4.4	-6.0	Volts
V _T	Output Voltage	R _L = 450Ω	V _{IN} = 2.4V	3.6	4.1		Volts
V⊤	Output Voltage	N[5 45012	V _{IN} = 0.4V	-3.6	-4.1		Volts
V _T - V _T	Output Unbalance	VCC = VEE , RL =	450Ω		0.02	0.4	Volts
1x+	Output Leakage Power Off	V _{CC} = V _{EE} = 0V	V _O = 10V		2.0	100	μΑ
1x-	Output Leakage Fower Off	ACC - AEE - OA	V _O = -10V		-2.0	-100	μΑ
1s+	Output Short Circuit Current	V _O = 0V	V _{IN} = 2.4V		-70	-150	mA
IS-	Output Short Circuit Current	00-00	V _{IN} = 0.4V		60	150	mA
I _{Slew}	Slew Control Current	V\$LEW = VEE + 0.9			±110		μА
¹ CC	Positive Supply Current	V _{IN} = 0.4V, R _L = ∞			18	30	mA
^I EE	Negative Supply Current	V _{IN} = 0.4V, R _L = ∞	•	1	-10	-22	mA
10	Off State (High Impedance)	V _{CC} = MAX.	V _O = 10V		2.0	100	μА
,0	Output Current	"()	V _O = -10V		-2.0	-100	μА
VIH	High Level Input Voltage			2.0			Volts
VIL	Low Level Input Voltage					0.8	Volts
. 1	AN 4 4 4 4 4 4 4	V _{IN} = 2.4V		1	1.0	40	μА
liH	High Level Input Current	VIN < 15V		1	10	100	μΑ
1 _L	Low Level Input Current	VIN = 0.4V		1	-30	-200	μА
V _I	Input Clamp Voltage	I _{IN} = -12mA				-1.5	Volts

AC CHARACTERISTICS

 $V_{CC} = 5.0V$, $V_{EE} = -5.0V$, $T_A = 25$ °C

Parameters Description		Test Condition	Min.	Typ. (Note 1)	Max.	Units	
	a	B 4500 0 500-5 5- 4	C _C = 50pF		3.0		μs
^t r	t _r Rise Time	R _L = 450Ω, C _L = 500pF, Fig. 1	C _C = 0pF		120	300	ns
. 1		B 4500 B 500-5 F- 4	C _C = 50pF		3.0		μs
t _f Fall Time	$R_L \approx 450\Omega$, $C_L = 500pF$, Fig. 1 $C_C = 0pF$	C _C = 0pF		120	300	ns	
Src	Slew Rate Coefficient	R _L = 450Ω, C _L = 500pF, Fig. 1			.06		μs/pF
ILZ		B			180	300	
tHZ	Outsid Fashla to Outsid	$R_L = 450\Omega$, $C_L = 500pF$, $C_C = 0p$	or, rig. 2		250	350	ns
tzL	Output Enable to Output	$R_L \approx 450\Omega$, $C_L = 500pF$, $C_C = 0p$			250	350	113
tzH		H[= 45011, O[= 500pF, OC = 0]	Jr , 1 tg. 2		180	300	

Notes: 1. Typical limits are at $V_{CC} = 5.0V$, $V_{EE} = -5.0V$, 25°C ambient and maximum loading.

^{2.} Symbols and definitions correspond to EIA RS-423 where applicable.




Figure 1. Rise Time Control.






Figure 2. Three State Delays:




TYPICAL APPLICATION




BLI-012

Slew Rate (Rise or Fall Time) Versus External Capacitor



BLI-010

Metallization and Pad Layout



Am26LS30

Dual Differential RS-422 Party Line/Quad Single Ended RS-423 Line Driver

DISTINCTIVE CHARACTERISTICS

- Dual RS-422 line driver or guad RS-423 line driver
- Driver outputs do not clamp line with power off or in hi-impedance state
- · Individually three-state drivers when used in differential mode
- Low I_{CC} and I_{EE} power consumption
 - RS-422 differential mode 35mW/driver typ. RS-423 single-ended mode 26mW/driver typ.
- · Individual slew rate control for each output
- 50Ω transmission line drive capability (RS-422 into virtual ground)
- Low current PNP inputs compatible with TTL, MOS and CMOS
- · High capacitive load drive capability
- Exact replacement for DS16/3691
- Advanced low power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements

FUNCTIONAL DESCRIPTION

The Am26LS30 is a line driver designed for digital data transmission. A mode control input provides a choice of operation either as two differential line drivers which meet all of the requirements of EIA Standard RS-422 or four independent single-ended RS-423 line drivers.


In the differential mode the outputs have individual three-state controls. In the hi-impedance state these outputs will not clamp the line over a common mode transmission line voltage of $\pm\,10V$. A typical full duplex system would be the Am26LS30 differential line driver and up to twelve Am26LS32 line receivers or an Am26LS32 line receiver and up to thirty-two Am26LS30 differential drivers.

A slew rate control pin allows the use of an external capacitor to control slew rate for suppression of near end cross talk to receivers in the cable.


The Am26LS30 is constructed using Advanced Low Power Schottky processing.

LOGIC DIAGRAMS

Logic for Am26LS30 with Mode Control HIGH (RS-423)




Logic for Am26LS30 with Mode Control LOW (RS-422)



ORDERING INFORMATION

Package Type	Temperature Range	Order Number		
Hermetic DIP	-55°C to +125°C	AM26LS30DM		
Hermetic Flat Pak	-55°C to +125°C	AM26LS30FM		
Dice	-55°C to +125°C	AM26LS30XM		
Hermetic DIP	0°C to +70°C	AM26LS30DC		
Molded DIP	0°C to +70°C	AM26LS30PC		
Dice	0°C to +70°C	AM26LS30XC		

CONNECTION DIAGRAM — Top View



Am26LS30

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Supply Voltage	
V+	_7.0V
V	-7.0V
Power Dissipation	600mW
Input Voltage	-0.5 to +15.0V
Output Voltage (Power Off)	±15V
Lead Soldering Temperature (10 seconds)	300°C

ELECTRICAL CHARACTERISTICS over the operating temperature range

The Following Conditions Apply Unless Otherwise Specified:

Am26LS30XM (MIL)

 $T_A = -55^{\circ}C$ to +125°C $V_{CC} = 5.0V \pm 10\%$, $V_{EE} = GND$ V_{CC} = 5.0V ±5%, V_{EE} = GND

Am26LS30XC (COM'L)

T_A = 0°C to +70°C EIA RS-422 Connection, Mode Voltage = 0.8V

DC CHARACTERISTICS over the operating temperature range

Parameters	Description	Test Condition	ons (Note 3)	Min.	Typ. (Note 1)	Max.	Units
v _o	Differential Output Voltage, VA, B	R _I = ∞ V _{IN} = 2.0V			3.6	6.0	Volts
$\overline{v_o}$	Differential Output Voltage, VA, B	NL	V _{IN} = 0.8V		-3.6	-6.0	Volts
VT	Differential Output Voltage, VA, B	R _L = 100Ω	V _{IN} = 2.0V	2.0	2.4		Volts
_ ∨ <u>⊤</u>			V _{IN} = 0.8V	-2.0	-2.4		Volts
V _{OS} , V _{OS}	Common Mode Offset Voltage	RL = 100Ω			2,5	3.0	Volts
V _T [Difference in Differential Output Voltage	R _L = 100Ω			0.005	0.4	Volts
Vosl – Vosl	Difference in Common Mode Offset Voltage	RL = 100Ω			0.005	0.4	Volts
V _{SS}	v _T - v _T	R _L = 100Ω		4.0	4.8		Volts
VCMR	Output Voltage Common Mode Range	VENABLE =	2.4V	±10	Ī		Volts
JXA	Output Leakage Current	V _{CC} = 0V V _{CMR} = 10V				100	μА
IXB	- Output Leakage Content	1.00	V _{CMR} = -10V			-100	μА
- ox	Off State (High Impedance)	VCC = MAX.	V _{CMR} < 10V			100	μА
-UX	Output Current	VCC - WAA.	V _{CMR} > −10∨			-100	μА
_	Output Short Circuit Current	V _{IN} = 2.4V	V _{OA} = 6.0V		80	150	mA
Isa, Isb		VIN - 2.44	VOB = 0V		80	-150	mA
'5A' '5B		V _{IN} = 0.4V	V _{OA} = 0V		-80	-150	mA
		VIN 0	V _{OB} = 6.0V		80	150	mA
lcc	Supply Current	<u> </u>			18	30	mA
VIH	High Level Input Voltage			2.0			Volts
VIL	Low Level Input Voltage					0.8	Volts
fiH	High Level Input Current	VIN = 2.4V			1.0	40	μА
		V _{IN} < 15V			10	100	μΑ
IIL	Low Level Input Current	V _{IN} = 0.4V			-30	-200	μА
V _I	Input Clamp Voltage	I _{IN} = -12mA				-1.5	Volts

AC CHARACTERISTICS

EIA RS-422 Connection, $V_{CC} = 5.0V$, $V_{EE} = GND$, Mode = 0.4V, $T_A = 25^{\circ}C$

Parameters	Description	Test Conditions	Min.	(Note 1)	Max.	Units
t _r	Differential Output Rise Time	Fig. 2, R _L = 100Ω, C _L = 500pF		120	200	ns
t _f	Differential Output Fall Time	Fig. 2, R _L = 100Ω, C _L = 500pF		120	200	ns
t _{PDH}	Output Propagation Delay	Fig. 2, R _L = 100Ω, C _L = 500pF		120	200	ns
t _{PDL}	Output Propagation Delay	Fig. 2, R _L = 100Ω, C _L = 500pF		120	200	ns
ILZ		$R_L = 450\Omega$, $C_L = 500pF$, $C_C = 0pF$, Fig. 3		180	300	
t _{HZ}	Output Enable to Output	nt = 43071, Ot = 300bc, OC = obc, Fig. 3		250	350	ns
1 _{ZL}	Output Engole to Output	B 4500 0 500-5 0 0-5 5i- 0		250	350	
tzH		R _L = 450Ω, C _L = 500pF, C _C = 0pF, Fig. 3		180	300	

T.--

Notes: 1. Typical limits are at V_{CC} = 5.0V, V_{EE} = GND, 25°C ambient and maximum loading.

2. Symbols and definitions correspond to EIA RS-422 where applicable.

3. R_L connected between each output and its complement.

ELECTRICAL CHARACTERISTICS over the operating temperature range

The following conditions apply unless otherwise specified:

Am26LS30XM (MIL) $T_A = -55^{\circ}C$ to +125°C $V_{CC} = 5.0V \pm 10\%$, $V_{EE} = -5.0V \pm 10\%$ Am26LS30XC (COM'L) $T_A = 0^{\circ}C$ to +70°C $V_{CC} = 5.0V \pm 5\%$, $V_{EE} = -5.0V \pm 5\%$ RS-423 Connection, Mode Voltage > 2.0V

DC CHARACTERISTICS over the operating temperature range (Notes 1 and 2)

Parameters	Description Test Conditions		Min.	Typ. (Note 1)	Max.	Units	
v _o	Output Voltage	R _L = ∞,	V _{IN} = 2.4V	4.0	4.4	6.0	Volts
<u>∨o</u>	Output voltage	VCC = VEE = 4.75V	V _{IN} = 0.4V	-4.0	-4.4	-6.0	Volts
VT	Output Voltage	R _L = 450Ω,	V _{IN} = 2.4V	3.6	4.1		Volts
∇Ţ	Output voltage	V _{CC} = V _{EE} = 4.75V	V _{IN} = 0.4V	-3.6	-4.1		Volts
v _T - \ \	Output Unbalance	VCC = VEE , RL = 45			0.02	0.4	Volts
lx+	Output Leakage Power Off	VV0V	V _O = 6.0V		2.0	100	μА
IX-	Output Leakage Fower On	ACC = AEE = OA	V _O = −6.0V		-2.0	-100	μА
15+	Output Short Circuit Current	V 0V	VIN = 2.4V		-80	-150	mA
's-	Output Short Circuit Current	V _O = 0V	VIN = 0.4V		80	150	mA
^I Slew	Slew Control Current	V _{\$LEW} = V _{EE} + 0.9V	·		±140	1	μА
¹CC	Positive Supply Current	VIN = 0.4V, RL = ∞			18	30	mA
IEE .	Negative Supply Current	V _{IN} = 0.4V, R _L = ∞			-10	-22	mA
VIH	High Level Input Voltage			2.0			Volts
VIL	Low Level Input Voltage					0.8	Volts
		V _{IN} = 2.4V	-		1.0	40	μА
Iн	High Level Input Current	V _{IN} < 15V			10	100	μА
IIL	Low Level Input Current	VIN = 0.4V			-30	-200	μА
V ₁	Input Clamp Voltage	I _{IN} = -12mA				-1.5	Volts


AC CHARACTERISTICS

RS-423 Connection, $V_{CC} = 5.0V$, $V_{EE} = -5.0V$, Mode = 2.4V, $T_A = 25^{\circ}C$

Parameters	Description	Test Conditions			(Note 1)	Max.	Units
	Dies Time	Fig. 4 D 4500 C - 500+F	C _C = 50pF		3.0		μs
t _r Rise Time	Hise ime	Fig. 1, $R_L = 450\Omega$, $C_L = 500pF$	C _C = 0		120	300	ns
t _f	Fall Time	i Fig 1 R. = 4500 C. = 500pF !	C _C = 50pF		3.0		μs
			C _C = 0		120	300	ns
Src	Slew Rate Coefficient	Fig. 1, R _L = 450Ω, C _L = 500pF	Fig. 1, R _L = 450Ω, C _L = 500pF		.06		μs/pF
^t PDH	Output Propagation Delay	Fig. 1, $R_L = 450\Omega$, $C_L = 500pF$, $C_C = 0$			180	300	ns
t _{PDL}	Output Propagation Delay	Fig. 1, $R_L = 450\Omega$, $C_L = 500pF$, $C_C = 0$			180	300	ns

Notes: 1. Typical limits are at V_{CC} = 5.0V, V_{EE} = -5.0V, 25°C ambient and maximum loading.
2. Symbols and definitions correspond to EIA RS-423 where applicable.

SWITCHING TIME WAVEFORMS AND AC TEST CIRCUITS FOR EIA RS-423 CONNECTION








Figure 1. Rise Time Control for RS-423.

SWITCHING TIME WAVEFORMS AND AC TEST CIRCUIT FOR RS-422 CONNECTION





*Current probe is the easiest way to display a differential waveform.


BLI-009

SCOPE

*TEK CTR CURRENT TRANSF. OR EQUIVALENT

LIC-328


Figure 2.




Am26LS30 FUNCTION TABLE

	INPUTS		OUT	PUTS
MODE	A(D)	B(C)	A(D)	B(C)
0	0	0	0	1
0	0	1	Z	Z
0	1	0	1	0
0	1	1	Z	Z
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1


Slew Rate (Rise or Fall Time) Versus External Capacitor




Am26LS30 EQUIVALENT CIRCUIT



BLI-020



Metallization and Pad Layout



DIE SIZE 0.070" X 0.094"

Am26LS31

Quad High Speed Differential Line Driver

DISTINCTIVE CHARACTERISTICS

- Output skew 2.0ns typical
- Input to output delay 12ns
- Operation from single +5V supply
- 16-pin hermetic and molded DIP package
- Outputs won't load line when V_{CC} = 0
- Four line drivers in one package for maximum package density
- Output short-circuit protection
- Complementary outputs
- Meets the requirements of EIA standard RS-422
- High output drive capability for 100Ω terminated transmission lines
- Available in military and commercial temperature range
- Advanced low-power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements


FUNCTIONAL DESCRIPTION

The Am26LS31 is a quad differential line driver, designed for digital data transmission over balanced lines. The Am26LS31 meets all the requirements of EIA standard RS-422 and federal standard 1020. Is is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.

The circuit provides an enable and disable function common to all four drivers. The Am26LS31 features 3-state outputs and logical OR-ed complementary enable inputs. The inputs are all LS compatible and are all one unit load.

The Am26LS31 is constructed using advanced low-power Schottky processing.

LOGIC DIAGRAM




LIC-352

ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	AM26LS31DM
Flat Pak	-55°C to +125°C	AM26LS31FM
Dice	-55°C to +125°C	AM26LS31XM
Hermetic DIP	0°C to +70°C	AM26LS31DC
Molded DIP	0°C to +70°C	AM26LS31PC
Dice	0°C to +70°C	AM26LS31XC

CONNECTION DIAGRAM (Top View)



Note: Pin 1 is marked for orientation.

LIC-353

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Supply Voltage	7.0V
Input Voltage	7.0 V
Output Voltage	5.5V
Storage Temperature Range	-65°C to +150°C

ELECTRICAL CHARACTERISTICS over the operating temperature range

The following conditions apply unless otherwise specified:


Am26LS31XM (MIL) $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ Am26LS31XC (COM'L) $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$


V_{CC} = 5V ± 10% V_{CC} = 5V ± 5%

Parameters	Description	Test Co	nditions	Min.	Typ. (Note 1)	Max.	Units
VOH	Output HIGH Voltage	V _{CC} = Min., l _{OH} =	-20mA	2.5	3.2		Volts
VOL	Output LOW Voltage	V _{CC} = Min., I _{OL} =	20mA		0.32	0.5	Volts
VIH	Input HIGH Voltage	V _{CC} = Min.		2.0			Volts
VIL	Input LOW Voltage	V _{CC} = Max.				0.8	Volts
IIL	Input LOW Current	VCC = Max., VIN =	0.4V		-0.20	-0.36	mA
I _{IH}	Input HIGH Current	VCC = Max., VIN =	2.7V		0.5	20	μА
11	Input Reverse Current	VCC = Max., VIN =	7.0V		0.001	0.1	mA
10	Off-State (High Impedance) Output Current	V _{CC} = Max.	V _O = 5.5V		0.5	20	
		1000 11100	V _O = 0.5V		0.5	-20	μΑ
VI	Input Clamp Voltage	VCC = Min., IN =	8mA		-0.8	-1.5	Volts
Isc	Output Short Circuit Current	V _{CC} = Max.		-30	-60	-150	mA
'cc	Power Supply Current	V _{CC} = Max., all out	puts disabled		60	80	mA
tPLH	Input to Output	V _{CC} = 5.0V, T _A = 3	25°C, Load = Note 2		12	20	ns
tPHL	Input to Output	V _{CC} = 5.0V, T _A = 1	25°C, Load = Note 2		12	20	ns
SKEW	Output to Output	V _{CC} = 5.0V, T _A = 2	25°C, Load = Note 2		2.0	6.0	ns
tLZ	Enable to Output	V _{CC} = 5.0V, T _A = 25°C, C _L = 10pF			23	35	nş
tHZ	Enable to Output	V _{CC} = 5.0V, T _A = 3	25°C, C _L = 10pF		17	30	ns
1ZL	Enable to Output	V _{CC} = 5.0V, T _A = 3	25°C, Load = Note 2		35	45	ns
tzH	Enable to Output	Vcc = 5.0V, TA = 2	25°C, Load = Note 2		30	40	пѕ


Notes: 1. All typical values are $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$.

^{2.} CL = 30pF, V_{IN} = 1.3V to V_{OUT} = 1.3V, V_{PULSE} = 0V to +3.0V, See Below.











LIC-357


LIC-358





LIC-359

Metallization and Pad Layout



Am26LS32 • Am26LS33

Quad Differential Line Receivers

DISTINCTIVE CHARACTERISTICS

- Input voltage range of 15V (differential or common mode) on Am26LS33; 7V (differential or common mode) on Am26LS32
- ±0.2V sensitivity over the input voltage range on Am26LS32;
 ±0.5V sensitivity on Am26LS33
- The Am26LS32 meets all the requirements of RS-422 and RS-423
- 6k minimum input impedance
- 30mV input hysteresis
- Operation from single +5V supply
- 16-pin hermetic and molded DIP package
- Fail safe input-output relationship. Output always high when inputs are open.
- Three-state drive, with choice of complementary output enables, for receiving directly onto a data bus.
- Propagation delay 17ns typical
- Available in military and commercial temperature range
- Advanced low-power Schottky processing
- 100% reliability assurance screening to MIL-STD-883 requirements

FUNCTIONAL DESCRIPTION

The Am26LS32 is a quad line receiver designed to meet the requirements of RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.


The Am26LS32 features an input sensitivity of 200mV over the input voltage range of ±7V.

The Am26LS33 features an input sensitivity of 500mV over the input voltage range of ±15V.

The Am26LS32 and Am26LS33 provide an enable and disable function common to all four receivers. Both parts feature 3-state outputs with 8mA sink capability and incorporate a fail safe input-output relationship which keeps the outputs high when the inputs are open.

The Am26LS32 and Am26LS33 are constructed using Advanced Low-Power Schottky processing.

LOGIC DIAGRAM




BLI-024

ORDERING INFORMATION

		Am26LS32	Am26LS33
Package Type	Temperature Range	Order Number	Order Number
Hermetic DIP	-55°C to +125°C	AM26LS32DM	AM26LS33DM
Flat Pak	-55°C to +125°C	AM26LS32FM	AM26LS33FM
Dice	-55°C to +125°C	AM26LS32XM	AM26LS33XM
Hermetic DIP	0°C to +70°C	AM26LS32DC	AM26LS33DC
Molded DIP	0°C to +70°C	AM26LS32PC	AM26LS33PC
Dice	0°C to +70°C	AM26LS32XC	AM26LS33XC

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LIC-380

Am26LS32 • Am26LS33

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Output Sink Current	50mA
Differential Input Voltage Enable Voltage	±25V 7.0V
Common Mode Range	
	±25V
Supply Voltage	7.0V

ELECTRICAL CHARACTERISTICS Over the operating temperature range

The following conditions apply unless otherwise specified:


Am26LS32XM, Am26LS33XM (MIL) Am26LS32XC, Am26LS33XC (COM'L)


 $T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C}$ $T_A = 0^{\circ} \text{C to } +70^{\circ} \text{C}$


V_{CC} = 5.0V ± 10% V_{CC} = 5.0V ± 5%

arameters	Description	Test Conditions			Min.	Typ. (Note 1)	Max.	Unit
VTH Differential Input Voltage		VOUT = VOL or VOH Am26LS32, -7V ≤ VCM ≤ +7V		0.2	0.06	0.2	Volt	
VTH Differential Input Voltage	Differential tripot voltage	VOUL VOE OF VOH	Am26LS33, -15V <	V _{CM} < +15V	0.5	0.12	0.5] '''
RiN	Input Resistance	-15V < V _{CM} < +15V (0	ne input AC ground)		6.0k	8.5k		Ω
In	Input Current (Under Test)	VIN = +15V, Other Inpu	it -15V < V _{IN} < +15	v		T	2.3	mA
I _{IN}	Input Current (Under Test)	VIN = -15V, Other Inpu	ut -15V < V _{IN} < +15	SV			-2.8	m/
	Out and HIGH Malana	VCC = Min., ΔVIN = +1.0	ov .	COM'L	2.7	3.4		Vol
Vон	Output HIGH Voltage	VENABLE = 0.8V, IOH	= -440µA	MIL	2.5	3.4		Voli
V-	Overve I OW Volence	VCC = Min., ΔVIN = -1.	0V	1 _{OL} = 4.0mA			0.4	Vol
VOL	Output LOW Voltage	VENABLE = 0.8V		-		0.45	7 VOIE	
VIL	Enable LOW Voltage						0.8	Vol
VIH	Enable HIGH Voltage				2.0			Vol
Vi	Enable Clamp Voltage	V _{CC} = Min., I _{IN} = -18mA					-1.5	Vol
10	Off-State (High Impedance)	$V_{CC} \approx Max.$ $V_{O} = 2.4V$ $V_{O} = 0.4V$				20	μА	
'o	Output Current			Vo = 0.4V	· · · · · · · · · · · · · · · · · · ·	Ï	-20	7 "
l _{IL}	Enable LOW Current	V _{IN} = 0.4V				-0.2	-0.36	m/
ЧН	Enable HIGH Current	V _{IN} = 2.7V				0.5	20	μΑ
11	Enable Input High Current	V _{IN} = 5.5V				1	100	μА
Isc	Output Short Circuit Current	Vo = 0V, Vcc = Max., Δ	V _{IN} = +1.0V		-15	-50	-85	m/
Icc	Power Supply Current	VCC = Max., All VIN = G	ND, Outputs Disabled			52	70	m/
VHYST	Input Hysteresis	TA = 25°C, VCC = 5.0V	, V _{CM} = 0V			30		m\
tPLH	Input to Output	TA = 25°C, VCC = 5.0V,	CL = 15pF, see test co	nd. below		17	25	ns
tPHL	Input to Output	TA = 25°C, VCC = 5.0V, CL = 15pF, see test cond. below				17	25	ns
tLZ	Enable to Output	TA = 25°C, VCC = 5.0V,	C _L = 5pF, see test con	d. below		20	30	пѕ
tHZ	Enable to Output	TA = 25°C, VCC = 5.0V,	C _L = 5pF, see test con	d. below		15	22	ns
^t ZL	Enable to Output	TA = 25°C, VCC = 5.0V,	CL = 15pF, see test co	nd. below		15	22	ns
tZH	Enable to Output	TA = 25°C, VCC = 5.0V,	CL = 15pF, see test co	nd. below		15	22	ns

Note: 1. All typical values are V_{CC} = 5.0 V, T_A = 25°C.







LINE TERMINATION


It is important in a digital communication system to have the minimum amount of noise generated by undesired reflections at the driver and receiver. There are numerous ways of matching to the line. The line can be matched at the driver, at the receiver or both, each method has advantages and disadvantages. Generally for any but the longest lines it is sufficient to match at one place, and only when there are discontinuities in the line, party line operation, or lack of a reasonable match at the opposite end of the line is the extra hardware of matching at both ends justified. The majority of transmission lines have fairly low characteristic impedances (in the range of 50 to 200 ohms) and the currents involved for a reasonable voltage swing are quite large. It is more difficult to couple noise into this low impedance, but it is also more difficult to drive, and line drivers must have the ability to supply large currents.

Various matching techniques that can be employed are shown in Figure 1. These impedance charts are useful in showing what happens to wave fronts traveling down a line, when the line delay is longer than the wave front transition. The DC input characteristic of the receiver, including any external components, is plotted on the V-I graph together with the output characteristic of the driver, including any external components used at the driving end. There are always quiescent points points where the driver and receiver characteristics cross. These points represent the DC voltage/current conditions, which must eventually be satisfied. To determine the effect of switching from one quiescent point to the other, a line with a slope equal to the characteristic impedance of the transmission line is plotted, starting at the initial quiescent point and ending at the applicable output impedance characteristic. The point of intersection gives the voltage and current at the output of the driver (and the input of the transmission line immediately after the driver switched states). From this point a line having an equal but opposite slope is drawn to the input characteristic and, at the intersection shows the voltage/current conditions of the wave front at the input of the receiver. This procedure is repeated to the output characteristic and so on at each intersection of the characteristic, the voltage/current relationship for a particular reflection is given. The resulting time/ voltage relationships for the traveling wavefront at the two ends of the transmission line are shown alongside.

From the graphs several important features can be seen. If the line is not matched at either end considerable transient voltage swings can occur. In fact if the input and output characteristics are at right angles to one another, the reflections continue for an infinite time if the line is assumed to have zero loss. Most lines have extremely low losses, and, therefore, a very undesirable situation exists if the line is not matched at either end.

If the line is matched at the receiver, a voltage wave of constant amplitude travels down the line and is absorbed at the termination. Note whether the line is terminated to ground or to the power supply the system consumes DC power, either in the HIGH logic level or in the LOW logic level. In order to reduce the power dissipation, a blocking capacitor can be used in series with the receiver termination. The capacitor can be chosen to look like a short circuit to the voltage wavefront but stop DC (current) flow. Since the capacitor must be charged and discharged through the line, the data rate is reduced, when this technique is employed.

If the line is matched with a series resistor at the driver, then the line input initially rises to one half the final voltage. This wave front travels down the line and is reflected at the receiver. When the reflection reaches the driver the voltage at the driver rises to its final amplitude. The receiver, however, sees one transition from the initial to the final amplitude. When the driver switches from HIGH to LOW a similar situation occurs. in which the input of the line sees at first a step to one half the final value and, two line delays later, the final LOW condition. This back matching mode of operation consumes no DC power if the input impedance of the receiver is infinite. The advantage of the method is that if the input impedance of the receiver is high, very little power is dissipated and current only flows during the transition time, which is twice the line delay time. If back matching is used in a balanced system the terminating series resistance must be divided into two equal resistances with resistors inserted in series with each wire in order to maintain a balanced system.



USE OF THE Am26LS29, 30, 31 and 32 QUAD DRIVER/RECEIVER FAMILY IN EIA RS-422 AND 423 APPLICATIONS

By David A. Laws and Roy J. Levy

INTRODUCTION

Today's high-performance data processing systems demand significantly faster data communications rates than are possible with the EIA RS-232 specifications in use for the past ten years.

Two new standards prepared by the Electronic Industries Association address this need. EIA RS-423 is an unbalanced, bipolar voltage specification designed to interface with RS-232C, while greatly enhancing its operation. It permits the communication of digital information over distances of up to 2000 feet and at data rates of up to 300 Kilobaud. EIA RS-422 is a balanced voltage digital interface for communication of digital data over distances of 4000 feet or data rates of up to 10 megabaud.

Advanced Micro Devices has developed a family of monolithic Low-power Schottky quad line drivers and receivers to meet the requirements of these specifications.

The Am26LS29 and 30 line drivers and the Am26LS32 receiver meet all requirements of RS-423 while the Am26LS31 differential line driver and the Am26LS32 receiver meet the requirements of RS-422.

A second receiver element, the Am26LS33 is available for use in high common mode noise environments, exceeding the common mode voltage requirements of RS-422 and RS-423

This application note reviews the use of these devices in implementing the new standards. Emphasis is given to the EIA RS-422 balanced interface.

EIA STANDARD SPECIFICATIONS

Two basic forms of operation are available for transmission of digital data over interconnecting lines. These are the single ended and differential techniques.

The single-ended form uses a single conductor to carry the signal with the voltage referenced to a single return conductor. This may also be the common return for other signal conductors. Figure 1a.

The single-ended form is the simplest way to send data as it requires only one signal line per circuit. This simplicity, however, is often offset by the inability of this form to allow discrimination between a valid signal produced by the driver, and the sum of the driver signal plus externally induced noise signals.

A solution to some of the problems inherent in the single-ended form of operation is offered by the differential form of operation. Figure 1b. This consists of a differential driver (essentially two single-ended drivers with one driver always producing the complementary output signal level to the other driver), a twisted pair transmission line and a differential line receiver. The driver signal appears as a differential voltage to the line receiver, while the noise signals appear as a common mode signal. The two signals, therefore, can be discriminated by a line receiver with a sufficient common mode voltage operating range.

The Electronic Industries Association, EIA, has defined a number of specifications standardizing the interface between data terminal equipment and data circuit terminating equipment based on both single-ended and differential operation.




Figure 1. Data Communication Techniques.

The most widely used standard for interfacing between data terminal equipment and data communications equipment today, is EIA RS-232C, issued in August 1969. The RS-232C electrical interface is a single-ended, bipolar-voltage, unterminated circuit. This specification is for serial binary data interchange over short distances (up to 50 feet) at low rates (up to 20 Kilobaud). It is a protocol standard as well as an electrical standard, specifying hand shaking signals and functions between terminal and the communications equipment. As already noted, single-ended circuits are susceptible to all forms of electromagnetic interference. Noise and cross talk susceptibility are proportional to length and bandwidth. RS-232C places restrictions on both. It limits slew rate of the drivers (30V/ μ s) to control radiated emission on neighboring circuits and allows bandwidth limiting on the receivers to reduce susceptibility to cross talk. The length and slew rate limits can adequately control reflections on unterminated lines, and the length and bandwidth limits are more than adequate to reduce susceptibility to noise.

Like EIA RS-232C, the new EIA RS-423 is also a single-ended, bipolar-voltage unterminated circuit. It extends the distance and data rate capabilities of this technique to distances of up to 4000 feet at data rates of 3000 baud, or at higher rates of up to 300 Kilobaud over a maximum distance of 40 feet.

EIA RS-422 is a differential, balanced voltage interface capable of significantly higher data rates over longer distances. It can accommodate rates of 100 Kilobaud over a distance of 4000 feet or rates of up to 10 megabaud. These performance improvements stem from the advantages of a balanced configuration which is isolated from ground noise currents. It is also immune to fluctuating voltage potentials between system ground references and to common mode electromagnetic interference. Figure 2 compares the driver output waveforms for the three EIA standard configurations, while Table I compares the key characteristics required by drivers and receivers intended for these applications. Since RS-232C has been in use for many years, RS-422 and 423 parameter values have been selected to facilitate an orderly transition from existing designs to new equipment.




Figure 2. Driver Output Waveforms.

TABLE I
KEY PARAMETERS OF EIA SPECIFICATIONS

Characteristics	EIA RS-232C	EIA RS-423	EIA RS-422	Units
Form of Operation	Single Ended	Single Ended	Differential	
Max. cable length	50	2000	4000	Feet
Max. data rate	20K	300K	10M	Baud
Driver output voltage, open circuit*	±25	±6	6 volts between outputs	Voits (Max.)
Driver output voltage, Loaded output*	±5 to ±15	±3.6	2 volts between outputs	Volts (Min.)
Driver output resis- tance power off Driver output short	Ro = 300Ω	100µA between -6 to +6V	100µA between +6 and ~.25V	Min.
circuit current I _{SC}	±500	±150	±150	mA (Max.)
Driver output slew rate	30 V/μsec Max.	Slew rate must be controlled based upon cable length and modulation rate	No control necessary	
Receiver input resistance Rin	3K to 7K	≥4K	≥4K	Ω
Receiver input thresholds	−3 to +3	-0.2 to +0.2	-0.2 to +0.2	Volts (Max.)
Receiver input voltage	-25 to +25	-12 to +12	-12 to +12	Volts (Max.)

^{*±} indicates polarity switched output.

INTEGRATED CIRCUIT CHARACTERISTICS

Most semiconductor manufacturers offer integrated circuits designed to satisfy the old RS-232C standard. A number of them have designs in progress to meet the new EIA specifications. Products available from Advanced Micro Devices to meet these needs are shown in Table II.

The Am26LS29, 30, 31 and 32 are a family of quad drivers and receivers designed specifically to meet the new EIA standards. These products utilize Low-Power Schottky technology to incorporate four drivers or four receivers, together with control logic, in the standard 16-pin package outlines.

The Am26LS29/30 and the Am26LS32 are driver and receiver pairs designed to implement the single-ended EIA RS-423 standard. The Am26LS31 is a differential line driver designed for use with the Am26LS32 receiver in a differential mode to meet EIA RS-422.

Am26LS29 AND Am26LS30 QUAD RS-423 LINE DRIVERS

The Am26LS29 and 30 consist of four single-ended line drivers designed to meet or exceed the requirements of RS-423. The buffered driver outputs are provided with sufficient source and sink current capability to drive 50 ohm to a virtual ground transmission line and high capacitive loads. The Am26LS29 has a three-state output control while the Am26LS30 has a Mode Control input that allows it to operate as a dual RS-422 driver (with suitable power supply changes), Figure 3.

Each of the four driver inputs, as well as the Enable/Mode Control input is a PNP Low-Power Schottky input for reduced

input loading, one-half the normal fan-in. Since there are two inverters from each input to output, the driver is non-inverting. When operating in the RS-423 mode, the Am26LS29 and 30 require both +5V and -5V nominal value power supplies. This allows the outputs to swing symmetrically about ground – producing a true bipolar output. The Mode Control (Pin 4) of the Am26LS30 should be HI or tied to

TABLE II
ADVANCED MICRO DEVICES'
EIA COMPATIBLE DEVICES

EIA Standard	Drivers	Receivers		
	Am1488	Am1489, 1489A		
	Quad Driver	Quad Receivers with response control pin		
	Am9616	Am9617		
RS-232C	Triple Driver with logic control	Triple Receiver with optional hysteresis		
	Am2616	Am2617		
	Quad Driver also specified for CCITT V.24 and MiL-188C	Quad Receiver specified over MIL range		
RS-422	Am26LS31	Am26LS32		
	Quad Differential with three-state control gating	Quad Differential Driver single-ended Receiver		
RS-423	Am26LS29	Am26LS32		
	Quad Driver with three-state output	Quad single-ended/ Differential Receiver		
	Am26LS30			
	Quad Driver with slew rate control			




Figure 3. Am26LS29 and Am26LS30 Drivers.

 $V_{CC}.$ Each output is designed to drive the RS-423 load of 50 ohms with an output voltage equal or greater than ± 3.6 volts in the HI state and ± 3.6 volts in the LO state. Each output is current limited to 150mA max, in either logic state. A Slew Rate control pin is brought out separately for each output allow output ramp rate (rise and fall time) control. This provides suppression of near end cross talk to other receivers in the cable. Connecting a capacitor from this node to that

driver's respective output will produce a ramp (10% to 90%) of 50ns typical for each picofarad of capacitance in that capacitor. RS-423 establishes recommended ramp rates versus length of line driven and modulation rate, Figure 4.

The Am26LS30 can be used at low data rates as a dual EIA RS-422 driver with three-state outputs by connecting the V_{EE} supply and the mode control input to ground.

Am26LS31 QUAD RS-422 DRIVER

The Am26LS31 is a quad differential line driver designed to meet the RS-422 specification while operating with a single +5 volt supply. A common enable and disable function controls all four drivers, Figure 5. The driver features high speed, de-skewed differential outputs with typical propagation delays of 12ns and residual skew of 2ns. Both differential line outputs are designed for three-state operation to allow two-way half duplex and multiplex, data bus applications.

Table III is a summary of the essential requirements of the RS-422 standard. Section A describes the key characteristics satisfied by the Am26LS31 driver.

The balanced differential line driver consists of two halves, each of which is similar to a Low-power Schottky TTL gate with equal source and sink current capability. The two halves are emitter coupled in a differential input configuration. One side of the input circuit is tied to a fixed TTL bias threshold and the other side is tied to a sink diode in normal DTL/TTL fashion. This configuration offers complementary outputs with very low skew, dependent only upon component matching, a necessity to meet RS-422.




Figure 4. Data Modulation Rate or Cable Length Versus Risetime for EIA RS-423.

The circuit diagram of the driver is shown in Figure 6. The emitter-coupled input circuit is formed by Q2 and Q3, which are biased by a current source. This source is a current mirror, formed by Q1 which supplies the current, and D6 which is diode connected transistor matched to Q1. The fixed bias for Q3, formed by D5 and D6, is 2VBE. A 2VBE bias, less the D2 Schottky diode drop, provides the normal Low-power Schottky TTL threshold, V_{IL} = 0.7V. R19 provides a boost to 0.8V for a full 400mV TTL noise margin. The differential outputs of the emitter coupled stage, A and A, drive emitter followers Q14 and Q15, which provide the required speed and matching characteristics. The emitter followers, drive phase splitters Q4 and Q5, which in turn drive totem-pole outputs. The outputs at the line interface are of standard Low-power Schottky TTL configuration, except that circuit values are modified to provide high sourcing capability. The outputs are designed to source or sink 20mA each, so that they can generate a voltage of at least 2.0V across a 100 ohm load, as required by RS-422. Additional circuitry has been included to make the line outputs three-state for two-way bus applications. The Am26LS31 meets the RS-422 requirement that the driver not load the line in the powered down condition ($I_x \le 100\mu$ A) or if the power supply to that device should fail.

Am26LS32 QUAD RS-422 AND 423 RECEIVER

The Am26LS32 is a quad line receiver which, operating from a single 5 volt supply, can be used in either differential or single-ended modes to satisfy RS-422 and 423 applications respectively. A complementary enable and disable feature, similar to that on the driver, controls all four receivers, Figure 7. The device's three-state outputs, which can sink 8mA, incorporate a fail-safe input-output relationship which keeps the outputs high when the inputs are open.

The Am26LS32 meets the receiver input specification of Table III. a 200mV threshold sensitivity with common mode rejection exceeding the supply line potentials, (greater than 7 volts). The same design feature of the input circuit which provides the common mode rejection also insures excellent power supply ripple rejection, which is important when switching the high currents involved in a system's interfaces. Furthermore, unlike operational amplifiers, where the DC common mode and power supply rejection ratios roll off with open loop gain, the full rejection capability of this line receiver is maintained at high frequencies. The receiver hysteresis of typically 30mV, provides differential noise immunity. Signals received on long lines can have slow transition times, and without hysteresis, a small amount of noise around the switching threshold can cause errors in the receiver output.




Figure 5. Am26LS31 Logic Diagram.

TABLE III SUMMARY OF EIA RS-422 STANDARD FOR A BALANCED DIFFERENTIAL INTERFACE

A. Line Driver Open Circuit Voltage (either logic state) Differential |V_{do}| ≤ 6.0V |V_{cmp}| ≤ 3.0V Common Mode Differential Output Voltage (across 100 ohm load) Either logic state $|V_d| \ge \max (0.5V_{do}, 2.0V)$ **Output Impedance** Either logic state $R_G \leq 100 \text{ ohms}$ Mark-Space Level Symmetry (across 100 ohm load) Differential $|V_{dS}| - |V_{dM}| \le 0.4V$ Common Mode $|V_{cmS}| - |V_{cmM}| \le 0.4V$ Output Short Circuit Current (to ground) **Either Output** |I_{SC}| ≤ 150mA Output Leakage Current (power off) $-0.25V \leq V_{x} \leq +6.0V$ Voltage Range |l_X| ≤ 100μA Either Output at V. Rise and Fall Times (across 100 ohm load) $(t_r, t_f) \le \max(0.1T, 20ns)$ T = Baud Interval Ringing (across 100 ohm load) **Definitions** $V_{dSS} = V_d$ (steady state) $V_{SS} = V_{dS} - V_{dM}$ (steady state) Limits (either logic state) Percentage $|V_d - V_{dSS}| \leq 0.1V_{SS}$ $2.0V \le |V_{cl}| \le 6.0V$ Absolute

B. Line Receiver Signal Voltage Range Differential |V_d| ≤ 6.0V |V_{cM}| ≤ 7.0V Common Mode Single-Ended Input Current (power ON or OFF) Either Input at V. $|V_x| = 10V$ Other Input Grounded Ilv! ≤ 3.25mA Single-Ended Input Bias Voltage (other input grounded) Either Input Open Circuit |V_R| ≤ 3.0V Single-Ended Input Impedance (other input grounded) Either Input $R_1 \ge 4000 \text{ ohms}$ Differential Threshold Sensitivity Common Mode Voltage Range $|V_{cm}| \le 7.0V$ **Either Logic State** $|V_T| \leq 200 \text{mV}$ Absolute Maximum Input Voltage Differential $|V_d| \leq 12V$ Single-Ended |V_x| ≤ 10V Input Balance (threshold shift) |V_{cm}| ≤ 7.0V Common Mode Voltage Range Differential Threshold (500 ohms in series with each input) **Either Logic State** $|V_t| \leq 400 \text{mV}$ Termination (optional) Total Load Resistance (differential) $R_T > 90$ ohms Multiple Receivers (bus applications) Up to 10 receivers allowed. Differential threshold sensitivity of 200mV must be maintained. Hysteresis (optional) As required for applications with slow rise/fall time at receiver, to control oscillations.

As required by application to provide a steady MARK or SPACE condition under open connector or driver

C. Interconnecting Cable

Type

Twisted Pair Wire or Flat Cable Conductor Pair

Conductor Size

Copper Wire (solid or stranded) 24 AWG or larger Other (per conductor) 24 AWG or larger R ≤ 30 ohms/1000 ft.

Fail Safe (optional)

OFF condition.

power

Capacitance

 Mutual Pair
 C ≤ 20pF/ft.

 Stray
 C ≤ 40pF/ft.

Pair-to-Pair Cross Talk (balanced)
Attenuation at 150KHz

A ≥ 40dB




Figure 6. Am26LS31 Circuit Diagram (Only one driver shown).

The balanced differential line receiver is a three-stage circuit. The input stage consists of a low-impedance differential current amplifier with series resistor inputs to convert line signal voltage to current and provide a moderate input impedance. The input resistors provide an impedance greater than 6K on each input, power on or power off, which exceeds the requirements of RS-422 and RS-423. This is one advantage of the current amplifier input circuit. Another advantage is that is can operate with immunity to common mode voltages above V_{CC} and below ground. The differential threshold sensitivity of this circuit is 200mV, as required by RS-422. The second stage is a differential voltage amplifier, which interfaces to the single-ended output stage through an emitter follower. The output stage is a standard Low-power Schottky TTL totem-pole output with three-state capability.

The full circuit is shown in Figure 8. Resistors R_{20} and R_{21} , which connect the non-inverting input to V_{CC} and the inverting input to ground, provide the fail-safe feature, which guarantees a HIGH logic state for the receiver output when there is no signal on the line. The differential voltage amplifier in the second stage is formed by Q6 and Q3 which are biased by current source Q9. The hysteresis in the re-

ceiver switching characteristic is provided by Q4 and Q5, a differential pair biased by current source Q6, whose collectors are connected in positive feedback to the input pull-up circuits. A small amount of current is switched by Q4 and Q5, which must be overcome by the different voltage signal, resulting in the hysteresis. The output stage is driven from one side of the differential second stage by emitter follower Q17, which is a multiple emitter transistor, the second emitter is the control point for the three-state output.Q17 drives the phase splitter Q12, which in turn drives the three-state totempole output. The remainder of the circuit is the output enable control logic. This three-state capability on the receiver TTL side of the interface is a useful feature for modularizing two-way bus design.

A mask option of the input resistors (R_1 , R_2 , R_{20} and R_{21}) modifies the receiver characteristics to improve operation in high common mode noise environments. This device, known as the Am26LS33, has these resistors at twice the value of the Am26LS32. An input differential or common mode voltage range of ± 15 volts is achieved at the expense of a minor decrease of input threshold sensitivity, to ± 500 mV from ± 200 mV.




Figure 7. Am26LS32 Logic Diagram.




Figure 8. Am26LS32 and Am26LS33 Circuit Diagram (Only one receiver shown).

APPLICATIONS IN MIXED RS-232 AND 422/3 SYSTEMS

A system implemented with the RS-422 differential output cannot be used to drive an RS-232C system directly. An RS-423 single-ended driver, such as the Am26LS29 or Am26LS30, may be used provided certain precautions are observed.

- Although the RS-423 driver output specification of between 4 to 5V does not meet the RS-232C specification of 6V, operation is usually satisfactory with RS-232C receivers. This is achieved because the short cable lengths permitted by RS-232C cause very little signal degredation and because of the low source impedance of the RS-423 driver.
- 2. RS-232C specifies that the rise time for the signal to pass through the ±3.0V transition region shall not exceed 4% of the signal element duration. RS-423 requires much slower rise times, specified from 10% to 90% of the total signal amplitude, to reduce cross talk for operation over longer distances. Therefore, the RS-423 driver in the equipment must be waveshaped. This is achieved by selection of a capacitor value for the Am26LS30 to simultaneously meet the requirements of both RS-423 and RS-232C for data rates covered by RS-232C.
- RS-423 specifies one common return ground for each direction of transmission, RS-232C requires only one for both directions of transmission. Care must be taken to insure that a return ground path has been created when interfacing between the two systems.
- RS-232C does not require termination, while it may be necessary for RS-422 and 423. Detailed consideration of termination is covered in the next section.

Note that RS-422 and RS-423 specifies that receivers should not be damaged by voltages up to 12V, while RS-232C allows drivers to produce output voltages up to 25V. The Am26LS32 receiver has been designed to avoid this hazard and can withstand input voltages of ± 25 volts.

RS-422 TRANSMISSION LINE FEATURES

Any time a receiver and transmitter are connected with more than a few inches of a wire, problems due to reflections can arise if care is not exercised to terminate the line correctly. RS-422 describes the cable as a twisted pair of approximately 120 Ω impedance terminated in a resistor R_T, R_T is not specified because there are two extreme values which may be chosen for the two following general classes of usage: (1) single direction transmission; and (2) multi-direction and multiple source transmission (party line). Considering the cable impedance only, the termination should equal the cable impedance of 120 Ω . However this reduces the terminated cable resistance as seen by the driver to only 60Ω , with resulting loading of the output signal. This loading causes a reduction of S/N ratio at the received terminal due to the decrease in signal voltage swing. The solution lies in a compromise between an R_T of 120Ω which provides maximum power transfer at a reduced S/N ratio or R_T of 240 Ω which causes a mis-match of 2-to-1 but no S/N reduction. The choice is left to the user as it is system dependent. Both schemes will work for an average line length and should only approach the margins at maximum line length and maximum bit rates.

Electronic Industries Association, when preparing EIA Stan-

dard RS-422 conducted their tests with 24 gauge twisted pair wire. The resulting length vs. data rate, is published as a guideline in RS-422 (Figure 9). This shows two important results: (1) Unmodulated baseband (NRZ) signalling is not recommended at distances greater than 4000 feet; (2) At data




Figure 9. Data Rate Versus Cable Length for Balanced, Twisted Pair Cable (From EIA RS-422).

rates above about 100KHz, the maximum cable length for acceptable signal quality is inversely proportional to data rate.

Result (1) above is due to the DC resistance of the cable. For a 4000 foot cable with a DC resistance of 30 ohms/1000 feet, the DC series loop resistance is 240 Ω . The minimum allowable terminated differential load impedance is 90 Ω . The DC voltage attentuation is 90/(90 – 240) = 1/4(6db), which is arbitrarily chosen as the maximum allowable limit.

Result (2) is due to line losses. Laboratory tests using the 26LS31 Line Driver connected to the 26LS32 Line Receiver by 800 feet of ordinary 20 AWG twisted pair (Beldon #8205 plastic-jacketed wire), terminated in its characteristic impedance of 100Ω were evaluated. The input waveform was a 500KHz square wave with (10% to 90%) rise and fall times of less than 10ns. The output waveform produced rise and fall times which together accounted for approximately one-half the period $(t_r + t_f = 500ns)$. This was due to line loss and constant capacity. The energy per cycle of the output waveform is approximately 25% lower than that of the input. The input rise and fall times are not a function of line length, assuming matching termination. The output rise and fall times are dependent upon length in a complex manner. Furthermore, it can be shown by observation that they build up along the line.

Many good reference sources are available on the subject of transmission lines (References 1, 2, 3 and 4). These will provide background information to the following discussion.

Seshadri in Reference (1) has analyzed a line with series resistance losses and has shown that rise time varies with the square of the length. This shows series resistance to be a function of the square root of frequency. However when one tries to use this result in combination with the previous result, it becomes apparent just how difficult the problem is. In Reference (2), the authors point out that skin depth implies a frequency dependent series inductance as well as resistance, and that one cannot be considered without the other.

They go on to show how this leads to the same result; namely that rise and fall times vary with the square of distance.

No attempt will be made to explain here why Figure 5 shows maximum length varying inversely with frequency rather than with the square of frequency. Certainly many complex factors are involved. Our laboratory observations showed a dependence somewhere in between linear and square law.

The Am26LS31 Quad Line Driver and the Am26LS32 Quad Line Receiver are capable of good, clean operation to the distance limits and data rate limits of RS-422.

SYSTEM APPLICATIONS

The Am26LS30, 31, 32 and 33 can be combined in various

signaling networks. Using Am26LS29, Am26LS30 and Am26LS32, Figure 10, a unidirectional RS-423 communication can be constructed. Allowing for the voltage variation described earlier, RS-232C requirements can be satisfied. It should be noted that the Am26LS29 or Am26LS30 is used above to meet the bipolar requirements. If a single-ended line, Figure 11, is required without a bipolar requirement, the Am26LS31 can be used by biasing the reference terminal of the receiver to approximately 1.5 volts. Note that additional resistors will enhance fail safe operation.

Figure 12 shows the use of the Am26LS31 and Am26LS32 to meet a balanced line, single direction RS-422 application. If bidirectionality is required, an additional termination should be added as shown in Figure 13.




Figure 10. Unidirectional RS-423 (partial RS-232C).




Figure 11. Single-Ended Line Without Bipolar Requirement.




Figure 12.




Figure 13. Bidirectional RS-422.




Figure 14. Party Line Configuration.




Figure 15.






Figure 15. (Cont.)

The high speed capability of RS-422 has attracted the interest of many computer designers for use in the party line mode (Figure 14). The most common usage is that of a four wire full duplex exchange system (Figure 15). This mode of operation involves two pairs of wires each handling a single direction of traffic. The outgoing direction consists of one driver (Am26LS30 or Am26LS31) and n receivers (Am26LS32 or Am26LS33). The incoming direction consists of one receiver (Am26LS32 or Am26LS33) and n drivers (Am26LS30 or Am26LS31). This seems extremely simple to organize. However, problems arise when system ground is considered. If the network of receiver and driver span a moderate to long physical distance, ground loop noise or differences are developed changing the voltage that appears at the terminals of all receivers and drivers except for the one driver that is active. It remains the system reference as long as it is active. This induced or system developed voltage is referred to as Common Mode voltage (CMV) and as such must be considered as a device parameter. All manufacturers specify CMV capability of their receiver in compliance with RS-422 (approx. 7 volts plus signal) but there is no specification for drivers. If the dimensions of the system are short compared to 1/4 wave length of the maximum date rise and fall times, the CMV can be assumed to be minimal and drivers with single voltage supply and limited negative CMV can be used, i.e., Am26LS31. If the system dimensions are large, the CMV will cause problems in that the driver will clamp to the ground the moment the collective or apparent voltage swings below minus 0.5 volts relative to the driver ground, causing a short in the line and increasing level shift and noise. The clamping is caused in part by conduction of the I/C substrate diode. The problem can be avoided by using a driver with an output common mode range (Am26LS30). The Am26LS30 guarantees an output CMV range of ±10 volts about the driver ground reference. New international standards are under consideration to specify this mode of operation. In conclusion, a good system of 4 wire full duplex for data communication would use as an outgoing pair an Am26LS30 line driver and up to 12 - Am26LS32 line receivers, with a termination at the near and far ends of the cable. The same system would use as an incoming pair an Am26LS32 line receiver and up to 32 - Am26LS30 line drivers with only one enabled at a time and all others in three-state mode with cable termination at both near and far ends of the cable.

Many other applications are possible using this family of devices. Although the designs are based on the requirements of the EIA data communications specifications, they are not limited to these situations. Aircraft buses and internal equipment interconnections will benefit from the features offered by these products.

REFERENCES

- 1. Seshadri, S. R., Fundamental of Transmission Lines and Electromagnetic Fields, (U. of Wisconsin), Addison-Wesley,
- Reading, Mass., 1971.
 2. Adler, R. B., L. J. Chu, and R. M. Fano, Electromagnetic Energy Transmission and Radiation, (MIT), John Wiley & Sons,
- 3. Matick, R. E., Transmission Lines for Digital and Communication Networks, (IBM), McGraw-Hill, New York, 1969.
- 4. Reference Data for Radio Engineers, (ITT), Fifth Edition, Howard W. Sams & Company, Indianapolis, 1974.
- 5. Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal, RS-232C, August, 1969.
- Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal 1220, Rev. RS-422, September 21, 1976.
- Electronic Industries Association, 2001 Eye Street, N.W. Washington, D.C., RS Standard Proposal 1221, Rev. RS-423, September 21, 1976.

Am26S10 · Am26S11

Quad Bus Transceivers

Distinctive Characteristics

- Input to bus is inverting on Am26S10
- Input to bus is non-inverting on Am26S11
- Quad high-speed open collector bus transceivers
- Driver outputs can sink 100mA at 0.8V maximum
- Bus compatible with Am2905, Am2906, Am2907
- Advanced Schottky processing
- PNP inputs to reduce input loading
- 100% reliability assurance testing in compliance with MIL-STD-883

FUNCTIONAL DESCRIPTION

The Am26S10 and Am26S11 are quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100mA at 0.8 volts and four high-speed bus receivers. Each driver output is connected internally to the high-speed bus receiver in addition to being connected to the package pin. The receiver has a Schottky TTL output capable of driving ten Schottky TTL unit loads.

An active LOW enable gate controls the four drivers so that outputs of different device drivers can be connected together for party-line operation. The enable input can be conveniently driven by active LOW decoders such as the Am25LS139.


The bus output high-drive capability in the LOW state allows party-line operation with a line impedance as low as 100Ω . The line can be terminated at both ends, and still give considerable noise margin at the receiver. The receiver typical switching point is 2.0 volts.


The Am26S10 and Am26S11 feature advanced Schottky processing to minimize propagation delay. The device package also has two ground pins to improve ground current handling and allow close decoupling between V_{CC} and ground at the package. Both GND₁ and GND₂ should be tied to the ground bus external to the device package.

ORDERING INFORMATION


Package Type	Temperature Range	Am26S10 Order Number	Am26S11 Order Number
Molded DIP	0°C to +70°C	AM26S10PC	AM26S11PC
Hermetic DIP	0°C to +70°C	AM26S10DC	AM26S11DC
Dice	0°C to +70°C	AM26S10XC	AM26S11XC
Hermetic DIP	~55°C to +125°C	AM26S10DM	AM26S11DM
Hermetic Flat Pack	~55°C to +125°C	AM26S10FM	AM26S11FM
Dice	-55°C to +125°C	AM26S10XM	AM26S11XM


CONNECTION DIAGRAMS Top Views





LOGIC DIAGRAMS





MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for High Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +5.5V
Output Current, Into Bus	200 mA
Output Current, Into Outputs (Except Bus)	30 mA
DC Input Current	-30 mA to +5.0 mA

ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (Unless Otherwise Noted)

V_{CC} = 5.0 V ±5% (COM'L) MIN, = 4.75V Am26S10XC, Am26S11XC TA = 0°C to +70°C MAX. = 5.25V $T_{\Delta} = -55^{\circ}C \text{ to } +125^{\circ}C$ Am26S10XM, Am26S11XM VCC = 5.0 V ± 10% (MIL) MIN. = 4.5V MAX. = 5.5V

arameters	Description	Test Conditions (Note 1)		Min.	Typ. (Note 2)	Max.	Units
VOH Output HIGH Voltage		VCC = MIN., IOH = -1.0mA MIL		2.5	3.4		17-14-
VOH	(Receiver Outputs)	VIN = VIL or VIH COM'L		2.7	3.4		Volts
VOL	Output LOW Voltage (Receiver Outputs)	V _{CC} = MIN., I _{OL} = 20mA V _{IN} = V _{IL} or V _{IH}				0.5	Volts
ViH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs		2.0			Volts
VIL	Input LOW Level (Except Bus)	Guaranteed input logical LOW for all inputs				0.8	Volts
Vi	Input Clamp Voltage (Except Bus)	V _{CC} = MIN., I _{IN} = -18mA				-1.2	Volts
1 ₁ L	Input LOW Current	VCC = MAX., VIN = 0.4V				-0.36	
.11	(Except Bus)	AGC -'MYY" AIM - 0.44	Data			-0.54	mA
Чн	Input HIGH Current	VCC = MAX., VIN = 2.7V Enable				20	μА
'117	(Except Bus)		Data			30	Д
11	Input HIGH Current (Except Bus)	V _{CC} = MAX., V _{IN} = 5.5V				100	μΑ
ioo	Output Short Circuit Current	V _{CC} = MAX. (Note 3) MIL COM'L		-20		-55	mA
¹sc	(Except Bus)			-18		-60	MA
lan.	Pawer Supply Current	V _{CC} = MAX.	Am26S10		45	70	
CCL	(All Bus Outputs LOW)					80	mA

Bus Input/Output Characteristics

Parameters	Description Description	Test Conditions (Note 1)		Min.	Typ. (Note 2)	Max.	Units	
			MIL	IOL = 40mA		0,33	0.5	
				I _{OL} = 70mA		0.42	0.7	
V	0			IOL = 100mA		0.51	0.8	,,,,,
VOL	Output LOW Valtage	V _{CC} = MIN.	COM'L	IOL = 40mA		0.33	0.5	Volts
Į.				I _{OL} = 70mA		0.42	0.7	
j				IOL = 100mA		0.51	0.8	
				V _O = 0.8V			-50	
10	Bus Leakage Current	V _{CC} = MAX.	MIL	Vo = 4.5V			200	μА
			COM'L	Vo = 4.5V			100	
OFF	Bus Leakage Current (Power Off)	V _O = 4.5V					100	μА
VTH	Bossius Inquis UICH Throchold Bus Enable = 2.4V MIL	eiver Input HIGH Threshold Bus Enable = 2.4V VCC = MAX	Bus Enable = 2.4V	Bus Enable = 2.4V MIL 2.4	2,4	2.0		Volts
A 14 Leceives tribut Lite	neceiver input might intesticia			COM, F	2.25	2.0		Voits
V _{TL} Receiver Inp	Receiver Input LOW Threshold	Bus Enable = 2.4V		MIL		2.0	1.6	Volts
	Tiocarya, Impat EO44 Timespolu	VCC = MIN	CC = MIN COM'L			2.0	1.75	

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Am26S10 • Am26S11

Switching Characteristics ($T_A = +25^{\circ}C$, $V_{CC} = 5.0V$)

Parameters	rameters Description		Description Test Conditions		Typ.	Max.	Units
tPLH	PLH Am26S10				10	15	
tPHL	D	Am20310			10	15	ns
tPLH	Data Input to Bus	A26611	Rg = 50Ω		12	19	
tPHL		Am26S11			12	19	
tPLH	Am26S10 Enable Input to Bus	CB = 50pF (Note 1)		14	18	1	
tPHL		Amzosiu	6510		13	18	ns
tPLH					15	20	
tPHL		Am26S11			14	20	
tPLH	Bus to Receiver Out		R _B = 50Ω, R _L = 280Ω		10	15	ns
t₽HL			CB = 50pF (Note 1), CL = 15pF		10	15	l
t _r	Bus	Bus R _B = 50Ω	R _B = 50Ω	4.0	10		nş
tf	Bus		C _B = 50pF (Note 1)	2.0	4.0		ns

Note 1. Includes probe and jig capacitance.

TRUTH TABLES

Inputs Outputs E I B Z L L H L L H L H H X Y Y

Am26S10

Inp	uts	Outp	outs
Ē	ī	B	Z
L	L	L	н
L	н	н	L
н	x	Y	₹


Am26S11

H = HIGH Voltage Level


L = LOW Voltage Level


X = Don't Care

Y = Voltage Level of Bus (Assumes Control by Another Bus Transceiver)




Am26S10 • Am26S11 TYPICAL PERFORMANCE CURVES Typical Bus Output Low Voltage Receiver Threshold Variation Versus Ambient Temperature Versus Ambient Temperature - VOLTS BUS OUTPUT VOLTAGE - VOLTS VCC - +5.0V 2.4 THRESHOLD VOLTAGE 0.9 2.3 Vcc = 5.5V 2.2 5.25V 0.6 2.1 2.0 BUS = 70mA 0.4 1.9 BUS = 40mA 1.8 VCC = 4.5V RECEIVER 0.2 1.7 1.6 10/ -35-15 5 25 45 65 85 105 125 -15 5 25 45 65 85 105 125 TA - AMBIENT TEMPERATURE - °C TA - AMBIENT TEMPERATURE - °C LIC-375 LIC-376 TYPICAL APPLICATION ADDRESS STROBE 1/2 OF Am25LS139 10 11 12 13 10 11 12 13






SWITCHING CHARACTERISTICS

TEST CIRCUIT



Note 1. Includes Probe and Jig Capacitance.

WAVEFORMS



LIC-379

Am26S12·Am26S12A

Quad Bus Transceiver

Distinctive Characteristics

- Quad high-speed bus transceivers
- Driver outputs can sink 100mA at 0.7V typically
- 100% reliability assurance testing in compliance with MIL-STD-883
- Choice of receiver hysteresis characteristics

FUNCTIONAL DESCRIPTION

The Am26S12 • Am26S12A are high-speed quad Bus Transceivers consisting of four high-speed bus drivers with open-collector outputs capable of sinking 100mA at 0.7 volts and four high-speed bus receivers, Each driver output is brought out and also connected internally to the high-speed bus receiver. The receiver has an input hysteresis cheracteristic and a TTL output capable of driving ten TTL Loads,


An active LOW, two-input AND gate controls the four drivers so that outputs of different device drivers can be connected together for partyline operation. The enable inputs can be conveniently driven by active LOW decoders such as the Am54S/74S139.


The high-drive capability in the LOW state allows party-line operation with a line impedence as low as 100Ω . The line can be terminated at both ends, and still give considerable noise margin at the receiver. The

hysteresis characteristic of the Am26S12 receiver is chosen so that the receiver output switches to a HIGH logic level when the receiver input is at a HIGH logic level and moves to 1.4 volts typically, and switches to a LOW logic level when the receiver input is at a LOW logic level and moves to 2.0 volts typically. This hysteresis characteristic makes the receiver very insensitive to noise on the bus.

The Am26S12A is functionally identical to the Am26S12 but has a different hysteresis characteristic so that the output switches with the input being typically at 1.2 volts or 2.25 volts. In both devices the threshold margin, the difference between the switching points, is greater than 0.4 volts.

LOGIC DIAGRAM/SYMBOL





LIC-380

LIC-381

	ORDERING INFORMATION					
Package Type	Temperature Range	Am26S12 Order Number	Am26S12A Order Number	v _{cc} e		
Molded DIP	0°C to +75°C	AM26S12PC	AM26S12APC	, i i i		
Hermetic DIF	0°C to +75°C	AM26S12DC	AM26S12ADC	16 15		
Dice	0°C to +75°C	AM26S12XC	AM26S12AXC	1		
Hermetic DIF	_55°C to +125°C	AM26S12DM	AM26S12ADM	5		
Flat Pak	-55°C to +125°C	AM26S12FM	AM26S12AFM	7		
Dice	-55°C to +125°C	AM26S12XM	AM26S12AXM	•1 2		
				Δir		
			į.	₽ <u>o</u> 10		

CONNECTION DIAGRAM Top View

Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

oly Voltage to Ground Potential (Pin 16 to Pin 8) Continuous Voltage Applied to Outputs for High Output State Input Voltage Sut Current, Into Outputs (BUS) Sout Current, Into Outputs (Receiver)	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs for High Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +5.5V
Output Current, Into Outputs (BUS)	200mA
Output Current, Into Outputs (Receiver)	30mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am26S12XC-Am26S12AXC Am26S12XM-Am26S12AXM T_A = 0°C to +75°C T_A = -55°C to +125°C

V_{CC} = 5.0V ±5% (COM Range) V_{CC} = 5.0V ±10% (MIL Range) Note 1

1	Parameters	Description	Test Conditions		Typ.(Note 2)	Max.	Units
	ſĊC	Power Supply Current	VCC = MAX.		46	70	mA
	IBUS	Bus Leakage Current	V _{CC} = MAX, or 0V; V _{BUS} = 4.0V; Driver in OFF State			100	μА

Driver Characteristics

			COM, F	I _{OL} = 100mA	1	0.7	0.8	Volts
VOL	Output LOW Voltage	V _{CC} = MIN.		IOL = 60mA		0,55	0.7	Volts
(Note 1)		VIN - VIH O. VIE	MIL	IOL = 100mA		0.7	0.85	
V _{IH}	Input HIGH Voltage				2.0			Volts
VIL	Input LOW Voltage						0.8	Volts
V _I	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA					-1.2	Volts
l _l	Input Current at Maximum Input Voltage	VCC = MAX., VI = 5.5V					1.0	mA
Чн	Unit Load Input HIGH Current	VCC = MAX., VI = 2.4V				1.0	40	μΑ
lif.	Unit Load Input LOW Current	V _{CC} = MAX., V _I = 0.4V				-0.4	-1.6	mA

Receiver Characteristics

v _{OH}	Output HIGH Voltage		/IN., I _{OH} = -800µA / _{IL} (Receiver)	2.4			Volts				
V _{OL}	Output LOW Voltage		/IN., IOL = 20mA /IL (Receiver)		0.4	0.5	Volts				
.,	Input HIGH Level Threshold					Ē=H	Am26S12	1.8	2.0	2.2	
VIH		F=H	Am26S12A	2.05	2,25	2.45	Volts				
	Input LOW Level Threshold	=	Am26S12	1.2	1.4	1.6					
VIL		Ē-H	Am26S12A	1.0	1.2	1.4	Volts				
VTM	Input Threshold Margin	Ë=H	-	0.4		T	Volts				
los	Output Short Circuit Current	V _{CC} = MAX., V _{OUT} = 0.0V		-20		-55	mA				


Notes: 1. For the Am26S12FM, Am26S12AFM the output current must be limited at 60mA or the maximum case temperature limited to 125°C for correct operation.


Switching Characteristics (T_A = 25°C, V_{CC} = 5.0V)

Parameters	Description	Conditions	Min.	Тур.	Max.	Units
^t PLH	Turn Off Delay Input to Bus	C _{LB} = 15pF, R _{LB} = 100 Ω		7	11	ns
t PHL	Turn On Delay Input to Bus	C _{LB} = 300pF, R _{LB} = 50Ω		14	21	ns
t PLH	Turn Off Delay Enable to Bus	C _{LB} = 15pF, R _{LB} = 50Ω		10	15	ns
t _{PHL}	Turn On Delay Enable to Bus	C _{LB} = 15pF, R _{LB} = 50Ω		10	15	ns
1PLH	Turn Off Delay Bus to Output	C _L = 15pF		18	26	ns
tPHL	Turn On Delay Bus to Output	C _L = 15pF		18	26	ns

operation. 2. Typical limits are at $V_{CC} = 5.0 \, \text{V}$, $25^{\circ} \, \text{C}$ ambient and maximum loading.


SWITCHING CIRCUITS AND WAVEFORMS





LIC-384

Figure 1. Bus Propagation Delays



LIC-385




Figure 2. Receiver Propagation Delays

TRUTH TABLE Am26S12/26S12A

	puts	Out	puis
Ē	1	B	z
L	L	Н	L
L	Н	L	Ĥ
н	×	Y	₹

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care
Y = Voltage Level of Bus

Table I

MSI INTERFACING RULES


Interfacing	Equivalent Input Unit Loa			
Digital Family	HIGH	LOW		
Advanced Micro Devices 9300/2500 Series	1	1		
FSC Series 9300	1	1		
TI Series 54/7400	1	1		
Signetics Series 8200	2	2		
National Series DM 75/85	1	1		
DTL Series 930	12	1		

Table II

Am26S12A Typical

PERFORMANCE CURVES

Am26S12 Typical Receiver Input Characteristic







Figure 3 LIC-387

Figure 4

LIC-388

INPUT/OUTPUT CIRCUITRY




LIC-390

Am26S12/26S12A APPLICATION ADDRESS STROBE -1/2 Am54S174S139 GND GND GND GND INPUTS 10 11 12 10 11 12 10 11 12 13 11 12 10 13 13 RECEIVER OUTPUTS RECEIVER OUTPUTS RECEIVER OUTPUTS Am26S12/26S12A Z2 Am26S12/26S12A Z2 Am26S12/26S12A Z2 Am26\$12/26\$12A 82 81 82 1001 1001 1001 1001 10012 10012 10012 10012 10012

Figure 6

100Ω 1000 PARTY-LINE OPERATION.

Metallization and Pad Layout



DIE SIZE: 0.071" x 0.072"

Am2614

Quad Single-Ended Line Driver

Distinctive Characteristics


- Quad single-ended driver for multi-channel common ground operation
- Single 5V power supply
- DTL, TTL compatible


- Short-circuit protected outputs
- Capable of driving 50Ω terminated transmission lines
- 100% reliability assurance testing in compliance with MIL-STD-883

FUNCTIONAL DESCRIPTION

The Am2614 is a DTL, TTL compatible line driver operating off a single 5V supply. The Am2614 is a quad inverting driver with two separate inputs and one common-strobe input for each pair of drivers. The device has active pull-up outputs for high-speed and HIGH capacitance drive. The Am2614 is ideal for single-ended transmission line driving, or as a high-speed, high-fan-out driver for semiconductor memory decoding, buffering, clock driving and general logic use.

The Am2614 has short circuit protected active pull-ups, and incorporates input clamp diodes to reduce the effect of line transients, and also is capable of driving 50Ω terminated transmission lines.






ORDERING INFORMATION

Temperature	Order
Range	Number
-55°C to +125°C	AM2614DM
–55°C to +125°C	AM2614FM
-55°C to +125°C	AM2614XM
0°C to +70°C	AM2614DC
0°C to +70°C	AM2614PC
0°C to +70°C	AM2614XC
	Range -55°C to +125°C -55°C to +125°C -55°C to +125°C 0°C to +70°C 0°C to +70°C

CONNECTION DIAGRAM Top View



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Blas	-55°C to +125°C
Supply Voltage to Ground Potential (Pln 16 to Pin 8) Continuous	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +V _{CC} max
DC Input Voltage	-0.5 V to +5.5 V
Output Current, Into Outputs	mA
DC Input Current	Note 1

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

Am2614XM (MIL) Am2614XC (COM'L) T_A = -55°C to +125°C T_A = 0°C to +70°C

V_{CC}MIN. = 4.50V V_{CC}MIN. = 4.75V V_{CC}MAX. = 5.50V V_{CC}MAX. = 5,25V

DC Characteristics (Note 2)

Parameters	Description	Tes	t Conditions	T _A Min.	MIN. Max.	Min.	LIMITS +25°C Typ.		TAN Min.	MAX. Max.	Unit		
v _{OH}	Output HIGH Voltage	V _{CC} = MIN.,		2.4		2,4	3.2		2.4		Volts		
VOL	Output LOW Voltage	VCC = MIN.,	MIL		0.4		0.2	0.4		0.4	Volts		
VOL	Output LOW Voltage	IOL = 40mA	COM'L		0.45		0.2	0.45		0.45	Volt		
VIH	Input HIGH Voltage	V _{CC} = MIN.	MIL	2.0		1.7	1.5		1,4		Volts		
- 117		VCC	COM'L	1.9	<u>l</u>	1.8	1.5		1.6	Volts			
VIL	Input LOW Voltage	V _{CC} = MAX.	MIL		0.8		1.3	0.9		0.8	Volts		
*IL	IIIput Corr voltage	VCC - WAA.	COM, F		0.85		1.3	0.85		0.85	1 000		
1 _E	Input Load Current	Input Load Current	Input Load Current	V _{CC} = MAX.	Vr = 0.4V, MIL								
							*CC - MAX.	VF = 0.45V, COM'L	1	-2.4	ľ	-1.65	-2.4
1 _R	Reverse Input Current	V _{CC} = MAX. V _R = 4.5V			90			90		90	μА		
Isc	Short Circuit Current	V _{CC} = MAX., V _O = 0V				-40	-90	-120			mA		
•	D	V _{CC} = MAX., Inputs = 0V			48.7		33	48.7		48.7			
IPD	Power Supply Current	V _{CC} = 7.0V,	COM, L				46	70					
		Inputs = 0V	MIL				46	65.7					
locy	Reverse Output Current	V _{CC} = MAX.	V _{CEX} = 5.5V, MIL		100		10	100		200	μΑ		
CEX	11040136 Output Curidit	ACC - MINAY.	V _{CEX} = 5.25V, COM'L		100		10	100		200			
V _{OLC}	Output Low Clamp Voltage	V _{CC} = MAX., I _{OLC} = -40m					-0.8	-1.5			Volt		
v _{IC}	Input Clamp Voltage	V _{CC} = MIN., I _{IC} = -12mA		i			-1.0	-1.5			Volt		

Switching Characteristics (T_A = 25°C unless otherwise specified)

				.m2614XN	Л	Δ	m2614X0	:	
Parameters	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
t _{pd+}	Turn Off Delay	VCC = 5.0V, CL = 30pF,	L	8	12		8	15	ns
t _{pd} _	Tum On Delay	V _M = 1.5V, Refer to Fig. 92		7	10		7	12	ns

Notes: 1. Maximum current defined by DC input voltage.

^{2.} For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type or grade.


TYPICAL ELECTRICAL CHARACTERISTICS


02 03 04


VOL - OUTPUT VOLTAGE - VOLTS


0 0.1


0.5 0.6




















LIC-395

SINGLE ENDED LINES. The Am2614 quad line driver and the Am2615 dual differential amplifier allow data to be transmitted with only a single data wire per channel and a common ground for typically 8 data wires. This single-ended mode of interconnection offers considerable savings in integrated circuit packages required and effectively halves the number of interconnections as compared to a balanced differential system. The method still gives ±15V common mode rejection and DC noise margin of interconnected TTL logic. The common ground wire should be twisted in with the data wires so that any injected noise is common to all wires. If a multiwire cable with screen is used one of the wires is used as the common ground line, and the screen is tied to ground at the driving end only.


MATCHING. Transmission lines can be matched in a number of ways. The most widely used method is to terminate the line at the receiving end in its characteristic impedance. This impedance is connected across the input terminals of the receiver. A 130Ω resistor is included at the + input of each receiver for matching twisted pairs and this resistor, or if the characteristic impedance is not 130Ω , a discrete resistor is connected between the two receiver inputs. This method of

matching causes a DC component in the signal. Power is dissipated in the resistor and the signal is attenuated. The DC component can be effectively removed by connecting a large capacitor in series with the terminating resistor.

The transmission line can also be terminated through the receiver power supply by placing equal value resistors from the + input of the receiver to VCC and from the — input to ground. This method again has the disadvantage that a DC signal component exists, attenuation occurs, and power is dissipated in the terminating resistors but it does allow multiplexed operation in the balanced differential mode.

An alternate method of matching at the receiver is to back match at the driver. A resistor is placed in series with the line so that the signal from the driver which is reflected at the high input impedance of the receiver is absorbed at the driver. This method does not have a DC component and therefore no attenuation occurs and power is not dissipated in the resistor. For balanced differential driving a resistor is required in series with each line. The table below shows the value of each matching resistor required for lines of different characteristic impedance.

TYPICAL DC CHARACTERISTICS FOR MATCHING TO TRANSMISSION LINE



BACK MATCHING TABLE


	R _м (ohms)
Zo	SINGLE ENDED
50	24
75	51
92	68
100	75
130	110
300	280
600	580

LOADING RULES

			Fanout			
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW		
Strobe A	1	3	_			
Input A	2	1.5	_			
Input A	3	1.5	_			
Output A,	4		166	25		
Input A ₂	5	1.5	_			
Input A ₂	6	1.5	_	_		
Output A ₂	7		166	25		
GND	8					
Output B ₂	9	_	166	25		
Input B ₂	10	1.5	_			
Input B ₂	11	1.5	_			
Output B ₂	12		166	25		
Input B,	13	1,5	_			
Input B ₁	14	1.5	_			
Strobe B	15	3	_			
v _{cc}	16					


APPLICATIONS

Single-Ended Back-Matched Operation With Common Ground



LIC-396

SWITCHING CIRCUITS AND WAVEFORMS



LIC-397

INPUT PULSE Frequency = 500 kHz Amplitude = 3.0 \pm 0.1 V Pulse Width = 110 \pm 10 ns 1, = $t_1 \le$ 5.0 ns

Figure 1.

Am2615/9615

Dual Differential Line Receivers


Distinctive Characteristics:


- Dual differential receiver (Am9615) pin-for-pin equivalent to the Fairchild 9615
- Dual differential receiver for single-ended data (Am2615)
- Single 5-volt supply
- High common-mode voltage range (±15 volts)
- Frequency response control, strobe, and internal terminating resistor
- · Am2615 has fail safe capability
- Choice of uncommitted collector or active pull-up outputs
- 100% reliability assurance testing in compliance with MIL-STD-883

FUNCTIONAL DESCRIPTION

The Am2615 and Am9615 are dual differential line receivers designed to receive digital data from transmission lines and operate over the military and industrial temperature ranges using a single 5 volt supply. The Am2615 can receive 3 volt single ended and the Am9615 ±500 mV differential data in the presence of high level (±15 V) common mode voltages and deliver undisturbed logic levels to the following DTL or TTL circuitry. The response time of each receiver and thereby immunity to AC noise can be controlled by an external capacitor. A strobe is provided for each receiver together with a 130Ω input terminating resistor. Each output has an uncommitted collector with an active pull-up network available on an adjacent pln.

The Am2615 is identical to the Am9615 except for the input offset (threshold) voltage. The Am2615 has an input threshold of ~1.5V compatible with DTL & TTL logic. The Am9615 has an input threshold of ~0 V. The Am2615 can directly replace the Am9615 and give fall safe protection in differential systems where the input difference is >2.0 V.





ORDERING INFORMATION				CONNECTION DIAGRAM Top View			
Part Number	Package Type	Temperature Range	Order Number	OUTPUT A 16 VCC +5V			
	Hermetic DIP	-55°C to +125°C	AM2615DM	ACTIVE PULL-UP A 2 15 OUTPUT B			
Am2615	Flat Pak Dice	–55°C to +125°C –55°C to +125°C	AM2615FM AM2615XM	STROBE A 3 14 ACTIVE PULL-UP B			
	Hermetic DIP Molded DIP	0°C to +75°C 0°C to +75°C	AM2615DC AM2615PC	RESPONSE CONTROL A 4 13 STROBE B			
	Dice	0°C to +75°C	AM2615XC	+ INPUT A 5 12 RESPONSE CONTROL B			
	Hermetic DIP Flat Pak	-55°C to +125°C -55°C to +125°C	9615DM 9615FM	130Ω A 6 11 + INPUT B			
Am9615	Dice	-55°C to +125°C	AM9615XM	-INPUT A □ 7 10 □ 130Ω B			
	Hermetic DIP Molded DIP	0°C to +75°C 0°C to +75°C	9615DC 9615PC	GND CLB - INPUT B			
	Dice	0°C to +75°C	AM9615XC	NOTE: PIN 1 is marked for orientation. LIC-401			

Am2615/9615

Principality of the state of th	
Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Blas	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +13.2 V
DC Strobe Input Voltage	-0.5 V to +5.5 V
DC Data Input Voltage	-20 V to +20 V
Output Current, Into Outputs	30 mA
DC Input Current	maximum current is defined by DC Input Voltage

Am2615 ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Am2615XM Am2615XC

(COM'L grade)

Am2615XC	V _{CC} = 4.75V to 5.25V T _A = 0°C to +75°C (COM*L grade)			LIMITS $T_A = Min$ $T_A = 25^{\circ}C$ $T_A = Max$					Max	
arameters	Description	Test Conditions		Min Max						Units
V _{OH}	Output HIGH Voltage	$V_{CC} = MIN, I_{OH} = -5.0 \text{ mA}$ $V_{IN+} = +0.8 \text{ V}, V_{IN-} = 0 \text{ V}$		2.4	2.4	3.2		2.4	į	Volts
V _{OL}	Output LOW Voltage	V _{CC} = MAX I _{OH} = 15.0 mA	MIL grade	0.40		.18	0.40		0.40	Volts
OL	Output COW Voltage	$V_{IN+} = +2.0 \text{ V}, V_{IN-} = 0 \text{ V}$	COM'L grade	0.45		.25	0.45		0.45	
	Output Leakage Current	$V_{CC} = MIN$ $V_{CEX} = 12 V$	MIL grade	100			100		200	μΑ
CEX	Output Leakage Current	$V_{IN+} = 0 V$ $V_{IN-} = 4.5 V$ $V_{CEX} = 5.25 V$	COM'L grade	100			100		200	μΑ
1 _{sc}	Output Short Circuit	$V_{CC} = MAX$ $V_{OUT} = 0 V$	MIL grade	-15 -80	-15	-39	-80	-15	-80	mA
	Current	$V_{IN+} = +0.8 \text{ V}$ $V_{IN-} = 0 \text{ V}$	COM'L grade	-14 -10	-14	-39	-100	-14	-100	
I _{IL}	Input Load Current	$V_{CC} = MAX$ $V_{IN} = V_{OL MAX}$, other input = V_{CC}		-0.	9	-0.49	-0.7		-0.7	mA
I _{(L(ST)}	Strobe Input Low Current	$V_{CC} = MAX$ $V_{IN+} = +2.0 V$ $V_{SI} = V_{OL} MAX$ $V_{IN-} = 0 V$		-2.	1	-1.15	-2.4		-2.4	mA
I _{IL(RC)}	Response Control Input Load Current	$V_{CC} = MAX$ $V_{IN+} = +2$ $V_{RC} = V_{OL} MAX$ $V_{IN-} = 0$ V	2.0 V		-1.2	2 —3.4				mA
V _{CM}	Common Mode Voltage	$V_{CC} = 5.0 \text{ V} V_{IN+} - V_{IN-} =$		-15 +16	-15	±17.5	+15	-15	+15	٧
t _{tH[ST]}	Strobe Input HIGH	$V_{CC} = MIN$ $V_{ST} = 4.5 V$	MIL grade				2.0		5.0	μΑ
	Current	$V_{IN+} = +0.8 V$ $V_{IN-} = 0 V$	COM'L grade				5.0		10.0	
	Input Posister	$V_{CC} = 5.0 \text{ V}$	MIL grade		77	130	167			Ω
R _{IN} Input Resistor		$V_{IN+} = 0 V$ $V_{RES} = 1.0 V$	COM'L grade		74	130	179			***
V _{TH}	Differential Input Threshold Voltage	V _{CM} = 0 V		+0.8 +2.	+0.8	3 +1.5	+ 2.0	+0.8	+ 2.0	٧
	S	V _{CC} = MAX	MIL grade	50		28.7	50		50	
Icc	Power Supply Current	$V_{IN+} = +2.0 \text{ V}$ $V_{IN-} = 0 \text{ V}$	COM'L grade	50		28.7	50		50	mA

Switch	ing C	haracte	ristics	(T_ = 25°C)
--------	-------	---------	---------	-------------

Switching Characteristics (T _A = 25°C)			Am2615XM			Am2615XC				
Parameters	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units		
t _{pd+} Turn Off Delay R _L = 3.9 kΩ	V _{CC} = 5.0 V, C _L = 30 pF		30	50		30	75	ns		
t_{pd} Turn On Delay $R_L = 390 \Omega$	Refer to figure 4		30	50		30	75] " "		
t _{pd+} Turn Off Delay Strobe to Output	$R_L = 3.9 \text{ k}\Omega, C_L = 30 \text{ pF}$		7	12		7	15	ns		
t _{pd} _ Turn On Delay Strobe to Output	$R_L = 390 \Omega$		10	15		10	20] ""]		

LIMITS

Am9615 ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Am9615XM Am9615XC


 $V_{CC} = 4.5 V \text{ to } 5.5 V$ $T_{A} = -55^{\circ} \text{C to } +125^{\circ} \text{C}$ $V_{CC} = 4.75 V \text{ to } 5.25 V$ $T_{A} = 0^{\circ} \text{C to } +75^{\circ} \text{C}$ (COM'L grade)

(COM'L grade)


Parameters	Description	Test Conditions			: Min Max		_л = 25 Тур	°C Max		Max Max	Units
V _{OH}	Output HIGH Voltage	$V_{CC} = MIN, I_{OH} = -5.0 \text{ mA}$ $V_{1N+} = -0.5 \text{ V}, V_{1N-} = 0 \text{ V}$		2.4		2.4	3.2		2.4		Volts
V _{OL}	Output LOW Voltage	V _{CC} = MAX	MIL grade		0.40		.18	0.40		0.40	17-14-
*OL	Output LOW Voltage	$I_{OH} = 15.0 \text{ mA}$ $V_{IN+} = +0.5 \text{ V}, \ V_{IN-} = 0$	COM'L grade		0.45		.25	0.45		0.45	Volts
1	Output Leakage Current	V _{CC} = MIN V _{CEX} = 12 V	MIL grade				400		-		
CEX	Output Leakage Cullent	$V_{IN+} = 0 V$ $V_{IN-} = V_{CC}$ $V_{CEX} = 5.25 V$	COM'L grade		100			100		200	μΑ
I _{sc}	Output Short Circuit	$V_{CC} = MAX$ $V_{OUT} = 0 V$	MIL grade	-15	-80	-15	-39	-80	-15	-80	mA
	Current	$V_{\rm IN+} = -0.5 V$ $V_{\rm IN-} = 0 V$	COM'L grade	-14	-100	-14	4 -39 -100	-100	-14	-100	••••
I _{IL}	Input Load Current	V _{CC} = MAX V _{IN} = V _{OL MAX} , other input = V _{CC}			-0.9		-0.49	-0.7		-0.7	mA
litiesal	Strobe Input Low Current	$V_{CC} = MAX$ $V_{IN+} = +0.5 V$ $V_{ST} = V_{OL MAX}$ $V_{IN-} = 0 V$			-2.4		-1.15	-2.4		-2.4	mA
filipe)	Response Control Input Load Current	$V_{CC} = MAX$ $V_{IN+} = +0$ $V_{RC} = V_{OL\ MAX}$ $V_{IN-} = 0\ V$		İ			-1.2	-3.4			mA
V _{CM}	Common Mode Voltage	$V_{CC} = 5.0 \text{ V}$ $V_{IN+} - V_{IN-}$	= ±2.0 V	-15	+15	-15	±17.5	+15	—15	+15	٧
l _{IH[ST]}	Strobe Input HIGH	$V_{CC} = MIN$ $V_{ST} = 4.5 V$	MIL grade			ļ		2.0		5.0	μΑ
	Current	$V_{IN+} = -0.5 V$ $V_{IN-} = 0 V$	COM'L grade					5.0		10.0	
b	Input Resistor	$V_{CC} = 5.0 \text{ V}$	MIL grade			77	130	167			Ω
R _{IN}	input nesistor	$V_{IN+} = 0 \text{ V}$ $V_{RES} = 1.0 \text{ V}$	COM'L grade	1		74	130	179			21
V _{TH}	Differential Input / Threshold Voltage	V _{CM} = 0 V		-0.5	+0.5	-0.5	±0.02	+0.5	-0.5	+0.5	٧
	Barray Cornelly Corne	V _{CC} = MAX	MIL grade		50		28.7	50		50	
lcc	Power Supply Current	$V_{IN+} = +0.5 V$ $V_{IN-} = 0 V$	COM'L grade		50		28.7	50		50	mA


Switching Characteristics (T _x = 25°C) Am9615XM Am9615XC										
Parameters	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units		
t_{pd+} Turn Off Delay $R_L = 3.9 \text{ k}\Omega$	$V_{CC} = 5.0 \text{ V}, C_1 = 30 \text{ pF}$		30	50		30	75	ns		
t_{pd-} Turn On Delay $R_L = 390 \Omega$	Refer to figure 4	-	30	50		30	75] "is		
t _{pd+} Turn Off Delay Strobe to Output	$R_L = 3.9 \text{ k}\Omega$, $C_L = 30 \text{ pF}$		7	12		7	15			
tpd_ Turn On Delay Strobe to Output	$R_L = 390 \Omega$		10	15		10	20	ns		


Output Low Voltage Versus Output Low Current VCC = 5.5V VCC = 4.5V TA = 25°C O 5 10 15 20 O 10 - OUTPUT LOW CURRENT - mA





D. C. CHARACTERISTICS























THRESHOLD CHARACTERISTICS

Am2615


Am9615







LIC-403




FREQUENCY RESPONSE CONTROL

CONTROL PIN

Frequency Response Versus Capacitance


LIC-408


LIC-407




Am2615/9615 LOADING RULES

			Input	Fan	out
ſ	Input/Output	Pin No.'s	Unit Load	Output HIGH	Output LOW
1	Out	1		o/c	10
1	Active Pull-Up	2		83	
6	Response Control	3			
U IOCOLAGI U	Strobe	4	1.5		_
	+ In	5	0.5		_
-	130 Ω	6			_
1	— In	7	0.5		_
í	GND	8			_
	— in	9	0.5		=
1	130 Ω	10			_
1	+ In	11	0.5		
	Response Control	12	_		_
<u> </u>	Strobe	13	1.5		
-	Active Pull-Up	14	_	83	_
1	Out	15	_	o/c	10
•	V _{cc}	16			_








Metallization and Pad Layout

Vertical = 2.0 V/Div. Horizontal = 50 ns/Div.



53 X 58 Mils

Am2616

Quad MIL-188C and RS-232C Line Driver


Distinctive Characteristics

- Conforms to EIA RS-232C, CCITT V.24 and MIL-188C specifications
- Short circuit protected output
- Internal slew rate limiting


- Supply independent output swing
- 100% reliability assurance testing in compliance with MIL-STD-883
- TTL/DTL compatible input

FUNCTIONAL DESCRIPTION

The Am2616 is a quad line driver specifically designed to meet the EIA RS-232C, CCITT V.24 and MIL-188C interface requirements. Each driver accepts DTL/TTL logic levels and converts them to the requisite levels for data transmission between equipment. The output slew rate of each driver is internally limited, but can be lowered by an external capacitor. All outputs are short circuit protected, and protected against fault conditions specified in RS-232C. A HIGH logic level on the inhibit input forces the driver output to Vol or mark state. For 188C interface the output impedance is guaranteed to be less than 100 ohms and the positive and negative output voltage amplitudes are guaranteed to be within 10 percent of each other.




(One Driver Shown)



ORDERING INFORMATION

Package Type	Temperature Range	Order N umber
Hermetic DIP	0°C to +75°C	AM2616DC
Molded DIP	0°C to +75°C	AM2616PC
Dice	0°C to +75°C	AM2616XC
Hermetic DIP	-55°C to +125°C	AM2616DM
Flat Pack	-55°C to +125°C	AM2616FM
Dice	-55°C to +125°C	AM2616XM

CONNECTION DIAGRAM Top View



Am2616

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential	
V _{CC}	+15 V
VEE	
DC Voltage Applied to Outputs	±15 V
DC Input Voltage	-1.5 V to +6 V
Lead Temperature (Soldering, 30 sec.)	300°C

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

(COM'L) TA = 0°C to +75°C (MIL) TA = -55°C to +125°C

 V_{CC} = +12 V ± 10%, V_{EE} = -12 V ± 10%, R_L = 3 k Ω unless otherwise noted

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
V _{OH}	Output HIGH Voltage (Note 2)	VIN1 = VIN2 = VINHIBIT = 0.8 V	+5.0	+6.0	+7.0	Volts
VOL	Output LOW Voltage (Note 2)	VIN1 = VIN2 = VINHIBIT = 2.0 V	-7.0	-6.0	-5.0	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage	2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage			0.8	Volts
I _{IL}	Input LOW Current	V _{IN1} = V _{IN2} = 0.4 V or V _{INHIBIT} = 0.4 V		-1.2	-1.6	mA
I _{IH}	Input HIGH Current	V _{IN1} = V _{IN2} = 2.4 V or V _{INHIBIT} = 2.4 V	1		40	μА
Isc	Output Short Circuit Current (Positive) (Note 3)	R _L = 0 Ω V _{IN1} or V _{IN2} = V _{INHIBIT} = 0.8 V		-17	-30	mA
I _{SE}	Output Short Circuit Current (Negative) (Note 3)	R _L = 0Ω V _{IN1} or V _{IN2} = V _{INHIBIT} = 2.0 V		+17	+30	mA
Icc	Total Positive Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 0.8 V		19	28	πА
'CC	Total Control Copply Control	V _{IN1} = V _{IN2} = V _{INHIBIT} = 2.0 V	<u> </u>	9,5	17	
lee	Total Negative Supply Current	VIN1 " VIN2 " VINHIBIT " 0.8 V		0	-2	mA
IEE	Total regulate supply surrout	VIN1 = VIN2 = VINHIBIT = 2.0 V		-20	-30	,,,,,

Notes: 1. Typical values are at V_{CC} = 12 V, V_{EE} = -12 V, T_A = 25°C.


2. VOH and VOL are guaranteed to be equal within ±10 percent of each other for MIL-188C operation. (i.e., VOH = 6.0V then VOL = -6.0V ±0.6V).

3. The ISC and ISE minimum limits guarantee the output impedance to be less than 100 ohms.


Switching Characteristics (TA = 25°C, VCC = +12.0 V, VEE = -12.0 V)


Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
ФLH	Delay from Input LOW to Output HIGH	C ₁ = 15 pF, R ₁ = ∞		320	650	ns
\$PHL	Delay from Input HIGH to Output LOW	of - 1961, WE - 11		320	650	ns
dV/dt (+)	Positive Slew Rate	0 pF < C _L < 2500 pF, R _L > 3 kΩ	4.0	15	30	V/µs
dV/dt()	Negative Slew Rate		-30	-15	-4.0	V/µs


TYPICAL CHARACTERISTICS




Transfer Characteristics











Short-Circuit Output Current



versus Temperature Ę SHORT CIRCUIT OUTPUT CURRENT 18 12 OUTPUT HIGH SOURCE CURRE

٥

- AMBIENT TEMPERATURE - °C



LIC-414

DEFINITION OF TERMS

FUNCTIONAL TERMS


RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.

RL Load resistance. The DC resistance between the driver output and ground.

MIL-188C A Military specification that defines the electrical interface and characteristics of data signals transmitted between two pieces of digital equipment.

CCITT V.24 A European specification similar to the MIL-188C and RS-232 specifications.

SWITCHING TEST CIRCUIT & VOLTAGE WAVEFORMS




Note: Omit V_{1N2} for channels B, C and D.

LIC-415

LIC-418

DIE SIZE

0,069" X 0.103"



Pulse Generator Rise Time = 10 ± 5ns.

Metallization and Pad Layout INPUT A1 1 16 VCC INPUT A2 2 15 INPUT D INHIBIT A 3 14 INHIBIT D OUTPUT A 4 17 INPUT C INHIBIT B 5 11 INPUT C OUTPUT B 7 VEE

Am2617

Quad RS-232C Line Receiver


Distinctive Characteristics

- Full military temperature range
- Compatible with EIA specification RS-232C
- Input signal range ± 30 volts

- Guaranteed input thresholds over full military temperature range
- 100% reliability assurance testing in compliance with MIL-STD-883
- Includes response control input and built-in hysterisis

FUNCTIONAL DESCRIPTION


The Am2617 is a quad line receiver whose electrical characteristics conform to EIA specification RS-232C, Each receiver has a single data input that can accept signal swings of up to ±30V. The output of each receiver is TTL/DTL compatible, and includes a $2k\Omega$ resistor pull-up to VCC. An internal feedback resistor causes the input to exhibit hysterisis so that AC noise immunity is maintained at a high level even near the switching thresholds, For example, at 25°C when a receiver is in a LOW state on the output, the input may drop as LOW as 1.25 volts without affecting the output. The device is guaranteed to switch to the HIGH state when the input voltage is below 0.75V. Once the output has switched to the HIGH state, the input may rise to 1.75V without causing a change in the output. The Am2617 is guaranteed to switch to a LOW output when its input reaches 2.25V. Because of this hysterisis in switching thresholds, the device can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am2616.



V_{CC} = Pin 14 GND = Pin 7

LIC-417






LIC-418

ORDERING INFORMATION

	Temperature Range	Order Number
Molded DIP	0°C to +75°C	AM2617PC
Hermetic DIP	0°C to +75°C	AM2617DC
Dice	0°C to +75°C	AM2617XC
Hermetic DIP	-55°C to +125°C	AM2617DM
Hermetic Flat Pack	-55°C to +125°C	AM2617FM
Dice	–5 5° C to +125°C	AM2617XM

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +175°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous	-0.5 V to +10 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V _{CC} max.
Input Signal Range	-30 V to +30 V
Output Current, Into Outputs	30 mA
DC Input Current	Defined by Input Voltage Limits

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

 $T_A = 0^{\circ} C \text{ to } +75^{\circ} C$ $V_{CC} = 5.0 \text{ V } \pm 5\%$ $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$ $V_{CC} = 5.0 \text{ V } \pm 10\%$

Response control pin open.

'arameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units	
Voн	Output HIGH Voltage	IOH = -0.5 mA, VIN = 0.4 V or open	2.4	4.0		Volts	
VOL	Output LOW Voltage	I _{OL} = 10 mA, V _{IN} = 3.0 V	 	0.2	0.45	Volts	
	11034 6	V _{IN} = -3.0 V	-0.43			mA	
111	Input LOW Current	V _{IN} = -25 V	-3.6		-8.3	JILAS	
	1 INCH Correct	V _{IN} = +3.0 V	0.43				
'IH	Input HIGH Current	V _{IN} = +25 V	3.6		8.3	mA	
Isc	Output Short Circuit Current	V _{IN} = 0.0 V, V _{OUT} = 0.0 V	1.9	2.5	3.8	mA	
1CC	Power Supply Current	V _{CC} = MAX.		20	26	mA	

Note 1. Typical Limits are at V_{CC} = 5.0 V, 25°C ambient and maximum toading.

Threshold Characteristics (Note 2)

Parameters	Description	Test Conditions	TA	Min.	(Note 1)	Max.	Units	
			-55°C	2.3	1	3.1	Т	
[0°C	1.9		2.5	7	
V _{T+}	Positive-Going Threshold Voltage	V _{OL} = 0.45V, V _{CC} = 5.0V	25°C	1.75	2.0	2.25	Volts	
			75°C	1.45	7	1.90	7	
			125°C	1.20		1,65	1	
			-55°C	0.85		1.65		
			0°C	0.75		1.40	1	
V _T _	Negative-Going Threshold Voltage	V _{OH} = 2.5V, V _{CC} = 5.0V	V _{OH} = 2.5V, V _{CC} = 5.0V 25°C	25°C	0.75	0.95	1.25	Volts
			75°C	0.60		1,10]	
			125° C	0.50		0.95		


Tvn


Notes: 1. Typical Limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
2. The input threshold margin for the device is greater than the voltage computed as the V_{T+}-V_{T-} value. For the minimum value see the input threshold margin versus temperature graph.


Switching Characteristics (TA = 25°C, response control pin open, CL = 15 pF)


Parameters	Description	Test Conditions	Min.	Тур.	Max.	<u>Units</u>
tPLH	Delay from Input LOW to Output HIGH	R _L = 3.9 kΩ		25	85	ns
tPHL	Delay from Input HIGH to Output LOW	R _L = 390 Ω		25	50	ns
tr	Output Rise Time (10% to 90%)	R _L = 3.9 kΩ		120	175	ns
tf	Output Fall Time (90% to 10%)	R _L = 390 Ω		10	20	ns


TYPICAL CHARACTERISTICS














LIC-420

DEFINITION OF TERMS FUNCTIONAL TERMS


Response Control Pin A pin available on each receiver that allows the user to set the switching thresholds and frequency response of the receiver.


Threshold Voltage The voltage level on the input that will cause the output to change state. Because the device exhibits hysterisis, the LOW level input threshold is different from the HIGH level input threshold. Both thresholds can be moved by applying a bias to the response control pin.

RS-232C A specification of the Electronic Industries Association that defines the electrical characteristics of data signals transmitted between two pieces of digital equipment.


Input Signal Range The permitted range of DC voltages that can be applied to the receiver input without damage to the device.

SWITCHING TIME TEST CIRCUIT & WAVEFORMS





Metallization and Pad Layout



DIE SIZE 0.047" X 0.059"

Am2905

Quad Two-Input OC Bus Transceiver With Three-State Receiver

Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 100 mA at 0.8V max.
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883


FUNCTIONAL DESCRIPTION

The Am2905 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches that feature three-state outputs.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A_i data is stored in the register and when S is HIGH, the Bi data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (\overline{RLE}) input. When the \overline{RLE} input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and \overline{OE} LOW). When the \overline{RLE} input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is HIGH, the receiver outputs are in the high-impedance state.








Note: Pin 1 is marked for orientation.

MPR-064



MAXIMIM	RATINGS	(Above which the useful life may be impaired)

Storage Temperature	65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +7V
DC Output Current, Into Outputs (Except Bus)	30mA
DC Output Current, Into Bus	200 mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 1)			Min.	l yp. (Note 2)	Max.	Units
			IOL = 40mA			0.32	0,5	
VOL	Bus Output LOW Voltage	VCC = MIN.	IOL = 70mA			0.41	0.7	Volts
1			IOL = 100mA			0.55	8.0	
			V _O = 0.4V				-50	
lo l	Bus Leakage Current V _{CC} = MAX.	VCC = MAX.	Vo = 4.5V	MIL	_		200	μΑ
ll		VO - 4,5V	COM, r			100		
¹ OFF	Bus Leakage Current (Power OFF)	V _O = 4.5V					100	μА
VTH	Receiver Input HIGH	D	,	MIL	2.4	2.0		Volts
*IH	Threshold	Bus enable ≈ 2.4V	•	COM'L	2.3	2,0		1
VTL	Receiver Input LOW	Bus enable = 2.4V	,	MIL,		2.0	1.5	Volts
*,,,	Threshold	263 CHADIC - 2.41	·	COM.F		2.0	1.6	

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

Am2905XC (COM'L) $T_A = 0^{\circ}C to +70^{\circ}C$ $V_{CC}MIN. = 4.75 V$ $V_{CC}MAX. = 5.25 V$ $V_{CC}MAX. = 5.50 V$

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

arameters	Description	Test Conditions (Note 1)			Min.	Typ. (Note 2)	Max.	Units
VOH	Receiver Output	VCC = VIN	MIL, IOH	= –1.0mA	2.4	3.4		
-04	HIGH Voltage	VIN = VIL or VIH	COM'L, IC	H = -2.6mA	2.4	3.4		Volts
		V AAIA1	IOL = 4mA	\	-	0.27	0.4	
VOL	Receiver Output LOW Voltage	V _{CC} = MIN.	IOL = 8m/			0.32	0.45	Volts
		TIM VILOUVIA	IOL = 12m	A		0.37	0.5	1
VIH	Input HIGH Level (Except Bus)	Guaranteed input logi for all inputs	Guaranteed input logical HIGH		2.0			Volts
V	Input LOW Level	Guaranteed input logi	cal LOW	MIL			0.7	— —
VIL	(Except Bus)	for all inputs		COM'L		1 - 1	8.0	Volts
V _I	Input Clamp Voltage (Except Bus)	V _{CC} = MIN., I _{IN} = -18mA					1.5	Volts
IIL	Input LOW Current (Except Bus)	V _{CC} = MAX., V _{IN} = 0.4V					-0.36	mA
ηн	Input HIGH Current (Except Bus)	V _{CC} = MAX., V _{IN} = 2.7V					20	μА
tı	Input HIGH Current (Except Bus)	V _{CC} = MAX., V _{IN} = 5.5V					100	μА
10	Receiver Off-State	V _{CC} [∞] MAX.		Vo = 2.4 V			20	
.0	Output Current	ACC - MAY		Vo = 0.4 V]	-20	μĄ
1 _{SC}	Receiver Output Short Circuit Current	V _{CC} = MAX.			-12		-65	mA
Icc	Power Supply Current	Vcc = MAX., All inputs = GND				69	105	mA

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters		Am2905XM					Am2905XC			
	Description	Test Conditions	Min.	Typ. (Note 2)	Max.	Min.	Typ. (Note 2)	Max.	Units	
\$PHL	Driver Clock (DRCP) to Bus			21	40		21	36	ns	
tPLH	Diver Cibes (DRCF) to Bas	C _L (BUS) = 50pF		21	40		21	36		
tPHL	Bur Fachla (DE) to Bur	R _L (BUS) ≃ 50Ω		13	26		13	23	ns	
tPLH	Bus Enable (BE) to Bus			13	26		13	23	_ 115	
ts	2		25			23			ns	
th	Data Inputs (A or B)		8.0			7.0			".	
ts	Select Input (S)		33			30			ns	
th			8.0			7.0			1_ '''	
tpw	Driver Clock (DRCP) Pulse Width (HIGH)		28		i	25			nş	
tPLH	Bus to Receiver Output			18	37		18	34		
^t PHL	(Latch Enable)	CL = 15pF		18	37		18	34	ns	
tPLH	Latch Enable to Receiver Output	R _L = 2.0kΩ		21	37		21	34	ns	
tPHL	Later chable to Neceiver Output			21	37		21	34]	
ts	Bus to Latch Enable (RLE)		21			18			ns	
th	Bus to Latch Enable (RLE)		7.0			5.0] "	
tzH	Output Control to Receiver Output			14	28		14	25	ns	
†ZL				14	28		14	25		
tHZ	Output Control to Receiver Output			14	28		14	25	ns	
tLZ	Output Control to Neceiver Output			14	28		14	25	'''	

Notes: 1. For conditions shown as MIN, or MAX,, use the appropriate value specified under Electrical Characteristics for the applicable device type.

^{2.} Typical limits are at $V_{CC} \approx 5.0 \, \text{V}$, $25^{\circ} \, \text{C}$ ambient and maximum loading.

^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS DRIVEN INPUT DRIVING OUTPUT BE = 3.3kΩ RLE = 5kΩ OE = 5kΩ A. 8. S = 10kΩ DBCP = 10kΩ ≶ 150Ω 1L 10 INPUT O чн Note: Actual current flow direction shown. MPR-066 **TYPICAL PERFORMANCE CURVES Bus Cutput Low Voltage Receiver Threshold Variation Versus Ambient Temperature** RECEIVER THRESHOLD VOLTAGE - VOLTS Versus Ambient Temperature V_{OL} – BUS OUTPUT VOLTAGE – VOLTS 2.5 V_{CC} = +5.0V 2.4 n 2.3 2.2 0.6 2.1 BUS 2.0 BUS - 70mA 1.9 1.8 BUS V_{CC} - 4.5V 1.7 0.2 -35 -15 5 25 45 65 85 105 125 -15 5 25 45 65 85 105 125 TA - AMBIENT TEMPERATURE - °C TA - AMBIENT TEMPERATURE - °C MPR-068 MPR-067 **SWITCHING WAVEFORMS** 3.0V DRIVER 07 νон BUS OUTPUT 2.0V VOL RECEIVER 1.3V VOL

Note: Bus to Receiver output delay is measured by clocking data into the driver register

MPR-069

and measuring the BUS to R combinatorial delay.

FUNCTION TABLE

FUNCTION	ОИТРИТ	BUS		TO DEVICE			s	INPUT			
Concron	Ri	BUS	Q	Di	ŌĒ	RLE	BE	DRCP	Bį	A_i	S
Driver output disable	×	Z	X	X	X	X	H	X	X	X	×
Receiver output disable	2	X	X	X	H	X	×	X	X	X	X
Driver output disable and	H	L	L	X	L	L	H	X	X	X	X
receive data via Bus input	L	H	H	X	L	L	H	X	×	×	×
Latch received data	X	X	NC.	X	X	H	X	X	X	8	X
	X	×	×	1	X	X	X	1	X.	L	L
Load driver register	X	X	X	Н	X	X	X	1	X	H	L
Coad Griver register	×	×	X	L	X	X	X	1	L	×	Н
	×	X	X	H	X	X	X	7	H	X	н
No driver clock restriction	×	X	×	NC	×	×	X	L	X.	X	X
140 dilkei Eločk ježtijčtion	×	X	×	NC	X	X	x	H	×	x	x
Drive Bus	X	H	×	L	X	X	L	X	×	×	×
Drive bus	X	L	X	H	X	×	L	×	×	×	×

X = Don't care

t = LOW to HIGH transition

ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

Order Number	Package Type (Note 1)	Temperature Range (Note 2)	Screening Level (Note 3)
AM2905PC	P-24	С	C-1
AM2905DC	D-24	С	C-1
AM2905DC-B	D-24	С	B-1
AM2905DM	D-24	M	C-3
AM2905DM-B	D-24	M	B-3
AM2905FM	F-24	M	C-3
AM2905FM-B	F-24	M	B-3
AM2905XC	Dice	С	Visual inspection to MIL-STD-883
AM2905XM	Dice	М	Method 2010B.

Notes:

i = 0, 1, 2, 3

- 1. P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline. Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.
- 2. $C = 0^{\circ}C$ to $+70^{\circ}C$. $M = -55^{\circ}C$ to $+125^{\circ}C$.
- 3. See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.

DEFINITION OF FUNCTIONAL TERMS

Z = HIGH Impedance

NC - No change

A₀, A₁, A₂, A₃ The "A" word data input into the two input multiplexer of the driver register.

The "B" word data input into the two B₀, B₁, B₂, B₃

input multiplexers of the driver register.

S Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the

B word is applied to the driver register.

DRCP Driver Clock Pulse. Clock pulse for the driver register.

BE Bus Enable, When the Bus Enable is HIGH, the four drivers are in the high impedance

BUSO, BUS1

The four driver outputs and receiver inputs (data is inverted).

BUS2, BUS3 Ro, R1, R2, R3

H = HIGH

L = LOW

The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.

RLE Receiver Latch Enable, When RLE is LOW, data on the BUS inputs is passed through the receiver latches, When RLE is HIGH, the receiver latches are closed


all other inputs.

OE Output Enable. When the OE input is HIGH, the four three state receiver out-


puts are in the high-impedance state.


and will retain the data independent of

LOAD TEST CIRCUIT




Metallization and Pad Layout





The Am2905 is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.

MPR-071



Using the Am2905 and Am26S10 in a terminated Bus system for the Am9080 MOS Microprocessor.

MPR-072

Am2906

Quad Two-Input OC Bus Transceiver With Parity

Distinctive Characteristics

- Quad high-speed LSI bus transceiver.
- Open-collector bus driver.
- Two-port input to D-type register on driver.
- Bus driver output can sink 100 mA at 0.8V max.
- Internal odd 4-bit parity checker/generator.
- Receiver has output latch for pipeline operation.
- Receiver outputs sink 12 mA.
- Advanced low-power Schottky processing.
- 100% reliability assurance testing in compliance with MIL-STD-883.

FUNCTIONAL DESCRIPTION


The Am2906 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches. The device also contains a four-bit odd parity checker/generator.


This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.


The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A_i data is stored in the register and when S is HIGH, the B_i data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input.

The Am2906 features a built-in four-bit odd parity checker/generator. The bus enable input (\overline{BE}) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When \overline{BE} is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.








Note: Pin 1 is marked for orientation:

MPR-074



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs (Except Bus)	30mA
DC Output Current, Into Bus	200 mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

Am2906XC (COM'L) Am2906XM (MIL)

TA = 0°C to +70°C

V_{CC} MAX. = 5.25V V_{CC} MAX. = 5.50V

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 1)				Typ. (Note 2)	Max.	Units
			IOL = 40mA			0.32	0,5	
V _{OL}	Bus Output LOW Voltage		IOL = 70mA			0.41	0.7	Volts
			IOL = 100mA			0.55	8.0	
			V _O = 0.4V	V _O = 0.4V			-50	
10	Bus Leakage Current	VCC = MAX.	Vo = 4.5V	MIL			200	μΑ
			10 4.51	COM, F			100	
IOFF	Bus Leakage Current (Power OFF)	Vo = 4.5V					100	μА
VTH	Receiver Input HIGH	Bus saable a 2.41	,	MIL	2.4	2.0		Vale
***	Threshold	Bus enable = 2.4V		COM, F	2.3	2.0		Volts
VTL	Receiver Input LOW	eceiver Input LOW Bus enable = 2.4V		MIL		2.0	1.5	Volts
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Threshold	Day Chook 2,44	Bus enable = 2.4V COM'L			2.0	1.6	10.63

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

TA = 0°C to +70°C V_{CC} MIN. = 4.78 TA = -65°C to +125°C V_{CC} MIN. 4.5V Am2906XC (COM'L) V_{CC} MIN. = 4.75V VCC MAX: = 5,25V

Am2906XM (MIL) VCC MAX. = 5.5V

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Cond	Test Conditions (Note 1)			Typ. (Note 2)	Max.	Units
	Receiver Output	V _{CC} = MIN.	= MIN. MIL IOI		2.4	3.4		
VOH	HIGH Voltage	VIN = VIL or VIH	COM.r	I _{OH} = -2.6mA	2.4	3.4		Volts
)	Parity Output	VCC = MIN., IOH = -	-660µA	MIL	2.5	3.4		Voits
	HIGH Voltage	VIN = VIH or VIL		COM'L	2.7	3.4		
		V A4161	IOL = 4r	nA		0.27	0.4	
VOL	Output LOW Voltage (Except Bus)	VCC = MIN.	IOL = 8r	nΑ		0.32	0.45	Volts
	tendept busy	VIN - VIL OI VIH	IOL = 12	2mA		0.37	0.5	
VIH	Input HIGH Level (Except Bus)	Guaranteed input log for all inputs	arenteed input logical HIGH all inputs		2,0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW MIL for all inputs COM'L		MIL	 -		0.7	
**L	(Except Bus)			COM'L			0.8	Volts
v _I	Input Clamp Voltage (Except Bus)	VCC = MIN., IIN = -18mA					-1,2	Volts
IIL	Input LOW Current (Except Bus)	V _{CC} = MAX., V _{IN} = 0.4V					-0.36	mA
l _{IH}	Input HIGH Current (Except Bus)	V _{CC} = MAX., V _{IN} = 2.7V					20	μА
Ŋ	Input HIGH Current (Except Bus)	V _{CC} = MAX., V _{IN} = 5.5V					100	μА
ISC	Output Short Circuit Current (Except Bus)	V _{CC} = MAX.			-12		-65	mA
¹cc	Power Supply Current	VCC = MAX., All inp	uts = GND			72	105	mA

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


				m2906XI	vf	P]		
Parameters	Description	Test Conditions	Min.	Typ. (Note 2)	Max.	Min.	Typ. (Note 2)	Max.	Units
tPHL	D		1	21	40		21	36	
tPLH	Driver Clock (DRCP) to Bus	CL (BUS) = 50pF		21	40	i	21	36	ns
tPHL	Bus Enable (BE) to Bus	R _L (BUS) = 50Ω		13	26		13	23	ns
tPLH	Bus Eusbie (BE) to Bus			13	26		13	23	115
ts	Data Inches (A or P)		25			23			- Os
th	Data Inputs (A or B)		8.0			7.0			"
ts	Select Inputs (S)		33			30			ns
th	Select inputs (S)		8.0			7.0			
tpW	Clock Pulse Width (HIGH)	1	28			25			ns
^t PLH	Bus to Receiver Output			18	37		18	34	ns
tPHL	(Latch Enabled)			18	37		18	34	
^t PLH	Latch Enable to Receiver Output			21	37		21	34	ns
t PHL	Later Enable to Receiver Output	CL = 15pF R _L = 2,0kΩ		21	37		21	34]
t _s	Bus to Latch Enable (RLE)	HL = 2,0K11	_ 21			18			ns
th	Bus to Later Chable (NCL)		7.0			5.0			
^t PLH	A or B Data to Odd Parity Output			21	40		21	36	ns
^t PHL	(Driver Enabled)			21	40	L	21	36	
[‡] PLH	Bus to Odd Parity Output			21	40		21	36	ns
tPHL	(Driver Inhibited, Latch Enabled)			21	40		21	36	
tPLH .	Latch Enable (RLE) to			21	40	<u> </u>	21	36	ns
tPHL,	Odd Parity Output		1	21	40	ì	21	36	l

Notes: 1. For conditions shown as MIN, or MAX,, use the appropriate value specified under Electrical Characteristics for the applicable device type.

^{2.} Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.


MPR-076

TYPICAL PERFORMANCE CURVES

Bus Output Low Voltage




Receiver Threshold Variation



MPR-077

MPR-078

SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

MPR-079

FUNCTION TABLE

			INPUT	s			TO DEVICE		BUS	ОПТРИТ	FUNCTION		
S	Ai	8;	DRCP	BE	RLE	ŌĒ	Di	Q	BUSi	Ri	, dilettell		
X	X	X	X	H	X	X	X	×	2	X	Driver output disable		
X	X	X	X	X	X	H	X	X	X	Z	Receiver output disable		
×	X	X	×	Н	L	L	X	L	L	H	Driver output disable and		
X	X	X	X	H	L	L	X	H	H	L	receive data via Bus input		
X	X	X	X	X	H	X	X	NC	×	×	Latch received data		
L	L	X	1	X	X	X	L	X	X	×			
L	H	X	1	X	X	X	H	X	×	×	Load driver register		
H	×	L	1	X	X	X	L	X	X	×	Foad culver redister		
Н	×	H	1	X	X	X	н	X	X	×			
X	×	X	1	×	×	X	NC	х	X	×	No driver clock restrictions		
×	X	X	н	×	×	×	NC	X	X	×	No driver clock restriction		
X	×	×	×	L	×	X	L	X	H	×	Drive Bus		
X	×	X	X.	L	X	×	11	×	L	×	Drive dus		

X = Don't care

† = LOW to HIGH transition

ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

Order Number	Package Type (Note 1)	Temperature Range (Note 2)	Screening Level (Note 3)
AM2906PC	P-24	С	C-1
AM2906DC	D-24	С	C-1
AM2906DC-B	D-24	С	B-1
AM2906DM	D-24	M	C-3
AM2906DM-B	D-24	M	B-3
AM2906FM	F-24	M	C-3
AM2906FM-B	F-24	M	B-3
AM2906XC AM2906XM	Dice Dice	C M	Visual inspection to MIL-STD-883 Method 2010B.

Notes:

i = 0, 1, 2, 3

- P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline. Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.
- 2. $C = 0^{\circ}C$ to $+70^{\circ}C$, $M = -55^{\circ}C$ to $+125^{\circ}C$.
- See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.

DEFINITION OF FUNCTIONAL TERMS

Z = HIGH Impedance

NC = No change

A₀, A₁, A₂, A₃ The "A" word data input into the two input multiplexer of the driver register.

B₀, B₁, B₂, B₃ The "B" word data input into the two

input multiplexers of the driver register.

Select. When the select input is LOW, the

A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.

DRCP Driver Clock Pulse. Clock pulse for the

driver register.

BE Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance

BUS₀, BUS₁ The f

BUS2, BUS3

H = HIGH

L = LOW

The four driver outputs and receiver inputs (data is inverted).

R₀, R₁, R₂, R₃ The four receiver outputs. Data from the bus is inverted while data from the A or B

inputs is non-inverted.

RLE


Receiver Latch Enable. When RLE is
LOW, data on the BUS inputs is passed
through the receiver latches. When RLE
is HIGH, the receiver latches are closed
and will retain the data independent of

all other inputs.


OE Output Enable. When the OE input is HIGH, the four three state receiver out-

puts are in the high-impedance state.


LOAD TEST CIRCUIT



Metallization and Pad Layout



DIE SIZE 0.080" X 0.130"



Am2907 • Am2908

Quad Bus Transceivers with Interface Logic

Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver
- D-type register on driver
- Bus driver output can sink 100mA at 0.8V max.
- Internal odd 4-bit parity checker/generator

- Am2907 has 2.0V input receiver threshold; Am2908 is "DEC Q or LSI-II bus compatible" with 1.5V receiver threshold
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Advanced Low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

FUNCTIONAL DESCRIPTION

The Am2907 and Am2908 are high-performance bus transceivers intended for bipolar or MOS microprocessor system applications. The Am2908 is Digital Equipment Corporation "Q or LSI-II bus compatible" while the Am2907 features a 2.0V receiver threshold. These devices consist of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches, that feature three-state outputs. The devices also contain a four-bit odd parity checker/generator.


These LSI bus transceivers are fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input ($\overline{\rm BE}$) is used to force the driver outputs to the high-impedance state. When $\overline{\rm BE}$ is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the A_i data into this driver register on the LOW-to-HIGH transition.


Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted form driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and $\overline{\text{OE}}$ LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ($\overline{\text{OE}}$) input. When $\overline{\text{OE}}$ is HIGH, the receiver outputs are in the high-impedance state.

The Am2907 and Am2908 feature a built-in four-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

The Am2907 has receiver threshold typically of 2.0V while the Am2908 threshold is typically 1.5V.



CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation.

MPR-084

ORDERING INFORMATION

Package Type	Temperature Range	Am2907 Order Number	Am2908 Order Number
Molded DIP	0°C to +70°C	AM2907PC	AM2908PC
Hermetic DIP	0°C to +70°C	AM2907DC	AM2908DC
Dice	0°C to +70°C	AM2907XC	AM2908XC
Hermetic DIP	-55°C to +125°C	AM2907DM	AM2908DM
Hermetic Flat Pak	-55°C to +125°C	AM2907FM	
Dice	-55°C to +125°C	AM2907XM	



MAXIMUM RATI	NGS /About which	the useful life ma	u ha impaired)
INAVIANTIAL PATE	INUTA IMPOVE WATER	i the lisefili lite ma	v ne immairent

MAXIMON RATINGS (Above which the useful life may be impaired)	
Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +VCC max.
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, Into Outputs (Except BUS)	30 mA
DC Output Current, Into Bus	200 mA
DC Input Current	-30 mA to +5.0 mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Тур. **Parameters** Test Conditions (Note 1) Min. Max. Units Description (Note 2) $I_{OL} = 40mA$ 0.32 0.5 I_{OL} = 70mA 0.7 VOL **Bus Output LOW Voltage** V_{CC} = MIN. 0.41 Volts I_{OL} = 100mA 0.55 0.8 Vo 4 0.4V -50 200 ю **Bus Leakage Current** V_{CC} = MAX. MIL μΑ $V_0 = 4.5V$ COM'L 100 Bus Leakage Current (Power Off) 100 **IOFF** Vo = 4.5V μΑ MIL 2.4 Am2907 COM'L 2.3 2.0 Vofts V_{TH} Receiver Input HIGH Threshold Bus Enable = 2.4V MIL 1.9 1.5 Am2908 COM'L 1.5 1.7 MIL 2.0 1.5 Am2907 COM'L 2.0 1.6 Volts V_{TL} Receiver Input LOW Threshold Bus Enable = 2.4V MIL 1.5 1.1 Am2908 COM'L 1.5 1.3 -1.2 Volts ٧į Input Clamp Voltage V_{CC} = MIN., I_{IN} = -18mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

Am2907XC, Am2908XC (COM'L) $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ V_{CC} MIN. = 4.75V V_{CC} MAX. = 5.25V Am2907XM, Am2908XM (MIL) $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ V_{CC} MIN. = 4.50V V_{CC} MAX. = 5.50V

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Con	ditions (Note 1	}	Min.	Typ. (Note 2)	Max.	Units
Voн	Receiver Output HIGH Voltage	V _{CC} = MIN. V _{IN} = V _{IL} or V _{IH}	MIL: IOH = -		2.4	3.4		Volts
V _{OH}	Parity Output HIGH Voltage	VCC = MIN., IOH = -660µA MIL VIN = VIH or VIL COM'L		2.5	3.4		Volts	
VOL	Output LOW Voltage (Except Bus)	V _{CC} = MIN. V _{IN} = V _{IL} or V _{IH} I _{OL} = 4mA I _{OL} = 8mA I _{OL} = 12mA				0.27 0.32 0.37	0.4 0.45 0.5	Volts
VIH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0		-	Volts
VIL	Input LOW Level (Except Bus)	Guaranteed input logical LOW MIL for all inputs COM'L					0.7 0.8	Volts
V _I	Input Clamp Voltage (Except Bus)	V _{CC} = MIN., I _{IN} = -18mA					-1.2	Volts
ηL	Input LOW Current (Except Bus)	V _{CC} = MAX., V _{IN}	= 0.4 V				-0.36	mA
Чн	Input HIGH Current (Except Bus)	VCC = MAX., VIN	= 2.7 V	·			20	μΑ
t ₁	Input HIGH Current (Except Bus)	VCC = MAX., VIN	= 5.5 V				100	μα
Isc	Output Short Circuit Current (Except Bus)	V _{CC} = MAX.		-12		-65	mA	
Icc	Power Supply Current	VCC = MAX., All Inputs = GND				75	110	mA
Io	Off-State Output Current	V _{CC} ≃ MAX.	Vo = 2.4 V				20	μΑ
	(Receiver Outputs)	- · · · · · · · · · · · · · · · · · · ·	V _O = 0.4 V	_			-20	

	SWITCHING CHARACTERIST ERATING TEMPERATURE R		Α	m2907XI	Λ	Α	m2907XC	;	1
arameters	Description	Test Conditions	Min.	Typ. (Note 2)	Max.	Min.	Typ. (Note 2)	Max.	Units
tPHL	Division to Indiana		1	21	40		21	36	ns
tPLH	Driver Clock (DRCP) to Bus	C _L (BUS) = 50pF		21	40		21	36] ""
tPHL	Bus Enable (BE) to Bus	R _L (BUS) = 50Ω		13	26		13	23	
tPLH	Bus Euspie (BE) to Bus		-	13	26		13	23	ns
ts	Data Inputs		18			15			
th	Data Imputs		8.0			7.0		l	nş
tpw	Clock Pulse Width (HIGH)]	28			25			ns
tPLH	Bus to Receiver Output	1		18	37		18	34	ns
tPHL	(Latch Enabled)			18	37		18	34	
tPLH	Late Factor of Basing Order	1		21	37		21	34	ns
tPHL	Latch Enable to Receiver Output	0 -15-5		21	37		21	34	
ts		- C _L = 15pF R _L = 2.0kΩ	21			18			
th	Bus to Latch Enable (RLE)	H 2.0 K32	7.0			5.0			1 "
tPLH	Data to Odd Parity Out	1		21	40		21	36	
tPHL	(Driver Enabled)			21	40		21	36	ns
tPLH	Bus to Odd Parity Out	1		21	40		21	36	ns
tPHL	(Driver Inhibit)			21	40		21	36	ns
tPLH	Latch Enable (RLE) to Odd	1		21	40		21	36	
tPHL	Parity Output			21	40		21	36	
^t ZH	0	1		14	28		14	25	
tZL	Output Control to Output			14	28		14	25	ns
tHZ		C _L = 5.0pF		14	28		14	25	T
tLZ	Output Control to Output	RL = 2,0kΩ		14	28		14	25	ns

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

^{2.} Typical limits are at $V_{CC} = 5.0V$, $25^{\circ}C$ ambient and maximum loading.

^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


Am2907/08

	WITCHING CHARACTERIST ERATING TEMPERATURE F			4m2908X!	M					
				Тур.			Тур.			
Parameters	Description	Test Conditions	Min.	(Note 2)			(Note 2)	Max.	Units	
t _{PHL}	Driver Clock (DRCP) to Bus			21	40		21	36	ns	
t _{PLH}	Driver Clock (DRCP) to Bus			21	40		21	36	115	
t _{PHL}	Bus Enable (BE) to Bus			13	26		13	23	ns	
t _{PLH}	Bus Eriable (BE) to bus	$C_L(BUS) = 50pF$ $R_L(BUS): 91\Omega$ to		13	26		13	23		
tr	Bus Output Rise Time	V _{CC}	5	10]	7	10		ns	
tf	Bus Output Fall Time	200Ω to GND	3	6		4	6		113	
ts	Data Inputs		18			15			ns	
th	Data Inputs		8.0			7.0				
tpw	Clock Pulse Width (HIGH)		28			25			ns	
t _{PLH}	Bus to Receiver Output			18	38		18	35	ns	
^t PHL	(Latch Enabled)			18	38		18	35		
tpLH	Latch Enable to Receiver Output	C _L = 50pF		21	38		21	35	ns	
t _{PHL}	Laten Enable to Receiver Output	$R_L = 2.0k\Omega$		21	38		21	35		
ts	Bus to Latch Enable (RLE)	7	21			18	}			
t _h	bus to Later Frank (NLE)		7.0			5.0			"	
t _{PLH}	Data to Odd Parity Out			21	40		21	36	ns	
t _{PHL}	(Driver Enabled)			21	40		21	36	1 113	
t _{PLH}	Bus to Odd Parity Out			21	40		21	36	ns	
t _{PHL}	(Driver Inhibit)	C _L = 15pF		21	40		21	36	1 "	
t _{PLH}	Latch Enable (RLE) to Odd	$R_L = 2.0k\Omega$		21	40		21	36	ns	
^t PHL	Parity Output			21	40		21	36		
tzH	Output Control to Output			14	28		14	25		
†ZL	Couper Control to Culput			14	28		14	25	ns	
tHZ	Output Control to Output	C _L = 5.0pF		14	28		14	25		
tız	Calput Control to Calput	$R_L = 2.0k\Omega$		14	28		14	25	ns	

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics to the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.


INPUT/OUTPUT CURRENT INTERFACE CONDITIONS





Note: Actual current flow direction shown,

MPR-086


TYPICAL PERFORMANCE CURVES









Am2907/08 SWITCHING WAVEFORMS




1. INPUT SET-UP AND HOLD TIMES.




Am2907/08 SWITCHING WAVEFORMS AND LOAD TEST CIRCUITS (Cont.)




6. RECEIVER TRI-STATE WAVEFORMS



ODD PARITY OUTPUT WAVEFORMS



LOAD FOR RECEIVER TRI-STATE TEST



LOAD FOR PARITY OUTPUT

TRUTH TABLE

INPUTS					INTER TO DE		BUS	ОИТРИТ	FUNCTION		
Αį	DRCP	BE	RLE	ŌĒ	Di	α_{i}	Bi	Ri	Driver output disable Receiver output disable Driver output disable and receive data via Bus input Latch received data Load driver register		
Х	Х	Н	Х	X	Х	Х	Н	X	Driver output disable		
Х	Х	×	Х	Н	Х	Х	Х	Z	Receiver output disable		
X	X	Н	L	L	×	L	L	Н			
Χ	X	Н	L	L	X	Н	Н	L	via Bus input		
Х	Х	Х	Н	×	Х	NC	X	Х	Latch received data		
L	1	Х	X	Х	L	X	Х	X	Load driver register		
Н	1	X	×	×	Н	X	×	X	Receiver output disable Driver output disable and receive data via Bus input Latch received data Load driver register No driver clock restrictions		
Х	L	Х	Х	Х	NC	Х	X	Х	No driver clock restrictions		
Χ	Н	Х	×	×	NC	×	×	X	No driver clock restrictions		
X	X	L	X	Х	L	Х	Н	×	Drive Bus		
Χ	X	L	X	×	Н	Х	L	×	Diffe Das		

H = HIGH L = LOW

Z = High Impedance NC = No Change

X = Don't Care

T= LOW-to-HIGH Transition

i = 0, 1, 2, 3

PARITY OUTPUT FUNCTION TABLE

BE	ODD PARITY OUTPUT
L	ODD = A ₀ ⊕ A ₁ ⊕ A ₂ ⊕ A ₃
н	$ODD = Q_0 \oplus Q_1 \oplus Q_2 \oplus Q_3$

DEFINITION OF FUNCTIONAL TERMS

DRCP Driver Clock Pulse. Clock pulse for the driver register.

BE Bus Enable, When the Bus Enable is LOW, the four drivers are in the high impedance state.

BUS₀, BUS₁, BUS₂, BUS₃ 'The four driver outputs and receiver inputs (data is inverted).


Ro, R1, R2, R3 The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-

RLE Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

ODD Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.

OE Output Enable. When the OE input is HIGH, the four three-state receiver outputs are in the high-impedance state.

Metallization and Pad Layout



DIE SIZE 0.088" X 0.103"


Am2907/8 ADDRESS REGISTER BUS Am2907/8 AM2907/8 REGISTER Am2907/8 REGISTER Am2900/A MICROPROGRAM SEQUENCER ROM/PROM MICROPODE

The Am2907 can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.

Am2918 MICROWORD REGISTER

R BUS

MPR-091



Using the Am2907 and Am26S10 in a terminated Bus system for the Am9080 MOS Microprocessor.

Am2915A

Quad Three-State Bus Transceiver With Interface Logic

Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors


FUNCTIONAL DESCRIPTION

The Am2915A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches that feature three-state outputs.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled. The VOH and VOL of the bus driver are selected for compatibility with standard and Low-Power Schottky inputs.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the A_i data is stored in the register and when S is HIGH, the B_i data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.


Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (\overline{RLE}) input. When the \overline{RLE} input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the \overline{RLE} input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is HIGH, the receiver outputs are in the high-impedance state.



CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation,



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +7V
DC Output Current, Into Outputs (Except Bus)	30mA
DC Output Current, Into Bus	100mA
DC Input Current	-30mA to +5,0mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 1)			Min.	Typ.	Max.	Units
Va.	Bus Output LOW Voltage	N RAINI	lor	IOL = 24 mA			0.4	Volts
Vo∟	Bus Output COW Voltage	VCC = MIN.		= 48mA			0.5	VOILS
VOH	Bus Output HIGH Voltage	V \$4181	COM'L, IOH	= -20mA) de las
_ *0H]	Bus Output HIGH VOITage	V _{CC} = MIN.	MIL, IOH = -15mA		2.4			Volts
	Sun Lankaus Current	VMAY	Vo	= 0.4 V	_		-200	
10	Bus Leakage Current (High Impedance)	V _{CC} = MAX. Bus enable = 2.4 V	, v _o	= 2.4 V	,		50	μΑ
	_	Dus chable - 2.4 V		= 4.5V			100	
IOFF	Bus Leakage Current	Vo = 4.5 V					100	
.022	(Power OFF)	V _{CC} = 0 V					100	μА
VIH	Receiver Input HIGH Threshold	Bus enable = 2.4 V	1		2.0			Volts
VIL	Bassing Investigation	D	, co	M.r			8.0	
_*1L	Receiver Input LOW Threshold	Bus enable = 2.4 V MIL		L			0.7	Volts
Isc	Bus Output Short Circuit Current	V _{CC} = MAX. V _O = 0 V			-50	-120	-225	mA

Am2915A

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

Am2915AXC (COM'L)

Am2915AXM (MIL)

DC	CHARAC1	TERISTICS OVER OPER	ATING TEMPERATURE RANGE
_		B	Tank Conditions (s

DC CHAH Parameters	ACTERISTICS OVER UPER Description	itions (N		Min.	Typ. (Note 2)	Max.	Units		
		V _{CC} = MIN.	MIL: I	OH = -1.0mA	2.4	3.4			
VOH	Receiver Output HIGH Voltage	VIN = VIL or VIH	COM, F	COM'L: IOH = -2.6mA		3.4		Volts	
	Output HIGH Voluge	V _{CC} = 5.0 V, I _{OH} = -100 μA			3.5				
		V A4181		IOL = 4.0mA		0.27	0.4		
VOL	Output LOW Voltage (Except Bus)	V _{CC} = MIN. V _{IN} = V _{IL} or V _{IH}		I _{OL} = 8.0mA		0.32	0.45	Volts	
	(Except Bus)	IOL = 12mA		I _{OL} = 12mA		0.37	0.5	1	
VIH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0			Volts	
VIL	Input LOW Level	Guaranteed input logic	al LOW	MIL		0,7		Volts	
VIL.	(Except Bus)	for all inputs	for all inputs COM'L				8,0	VOICS	
V _I	Input Clamp Voltage (Except Bus)	VCC = MIN., IIN = -18mA					-1.2	Volts	
	Input LOW Current (Except Bus)	V _{CC} = MAX., V _{IN} = 0.4 V BE, RLE All other inputs		BE, RLE			-0.72		
IIL	Input LOW Current (Except Bus)					-0.36	mA_		
Чн	Input HIGH Current (Except Bus)	VCC = MAX., VIN = 2	2.7 ∨]			20	μА	
- i ₁ -	Input HIGH Current (Except Bus)	VCC = MAX., VIN = 7.0V					100	Αц	
Isc	Output Short Circuit Current (Except Bus)	V _{CC} = MAX.			-30		-130	mA	
Icc	Power Supply Current	VCC = MAX.				63	95	mA	
	Off-State Output Current	I Vcc = MAX		V _O = 2.4 V		50			
' U	(Receiver Outputs)			V _O = 0.4 V			-50	μА	


SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

			Aı	m2915AX	M	A	m2915AX	C	ł	
Parameters	Description	Test Conditions	Min.	Typ. (Note 2)	Max.	Min.	Typ. (Note 2)	Max.	Units	
tPHL	Daines Clark (DBCD) to Burn			21	36		21	32		
tPLH .	Driver Clock (DRCP) to Bus	CL (BUS) = 50pF		21	36		21	32	ns	
tZH, tZL	Bus Enable (BE) to Bus	R _L (BUS) = 130Ω		13	26		13	23	ns	
tHZ, tLZ	Bus Enable (BE) to Sus			13	21		13	18		
ts	S		15			12				
th	Data Inputs (A or B)		8.0			6.0			ns	
t _S	Select Input (S)	1	28			25			ns	
th	Select Input (S)		8.0			6.0			113	
tpw	Driver Clock (DRCP) Pulse Width (HIGH)		20			17			ns	
tPLH .	Bus to Receiver Output			18	33		18	30	ns	
tPHL	(Latch Enable)	CL = 15pF		18	30		18	27		
tPLH	Latch Enable to Receiver Output	R _L = 2.0kΩ		21	33		21	30	ns	
tPHL.	Catch Enable to Necester Output			21	30		21	27	*13	
t _s	Bus to Latch Enable (RLE)		15			13			ns	
th	Bus to Laten Engole (RLE)]	6.0			4.0			'''	
tZH, tZL	Guerra Constal to Barrier Custon			14	26		14	23	ns	
tHZ, tLZ	Output Control to Receiver Output	CL = 5pF, RL = 2.0kΩ		14	26		14	23		

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

^{2.} Typical limits are at $V_{CC} = 5.0 \, \text{V}$, 25°C ambient and maximum loading.

^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.



H = HIGH

L = LOW

FUNCTIONAL TABLE


FUNCTION	OUTPUT	BUS		TO DE			\$	INPUT			
	Ri	₿ŪŠį	C _i	Dį	ŌĒ	ALE	BE	DRCP	8;	Αį	s
Driver output disable	×	Z	X	X	×	х	Н	X	x	x	x
Receiver output disable	Z	X	×	×	н	×	х	X	×	×	X
Driver output disable and	н	٦	L	X	L	L	Н	х	x	x	x
receive data via Bus input	L	н	н	x	L	L	н	x	×	×	x
Latch received data	x	Х	NC	X	×	Н	×	х	x	x	x
<u> </u>	×	х	×	L	×	×	х	1	×	٦	ī
Load driver register	x	х	×	н	×	×	х	1 1	×	н	L
Load differ register	×	x	×	L	×	×	x	t	L	×	н
	×	х	×	н	×	×	х	t	н	x	Н
No driver clock restriction	x	X	x	NC	х	×	×	L	x	×	x
NO GIVE COCK ISSUICTION	_ x	x	x	NC	x	×	x	н	×	×	x
Drive Bus	×	Н	×	ī	x	×	ι	×	×	×	x
THING DUS	l x l	L	Ιx	н	l×	×	١٠	l x	l x	Ιx	x

X = Don't care

t = LOW to HIGH transition

I = 0, 1, 2, 3

Metallization and Pad Layout



DIE SIZE .074" X .130"

DEFINITION OF FUNCTIONAL TERMS

Z = HtGH Impedance

NC - No change

A ₀ , A ₁ , A ₂ , A ₃	The "A" word data input into the two input multiplexer of the driver register.	BŪS _O , BŪS ₁ BŪS ₂ , BUS ₃	The four driver outputs and receiver inputs (data is inverted).
B ₀ , B ₁ , B ₂ , B ₃	The "B" word data input into the two input multiplexers of the driver register.	R ₀ , R ₁ , R ₂ , R ₃	The four receiver outputs. Data from the bus is inverted while data from the A or B
S	Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.	RLE	inputs is non-inverted. Receiver Latch Enable, When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed
DRCP	Driver Clock Pulse. Clock pulse for the driver register.		and will retain the data independent of all other inputs,
BE	Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.	ŌĒ	Output Enable. When the \overline{OE} input is HIGH, the four three state receiver outputs are in the high-impedance state.


ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

Order Number	Package Type (Note 1)	Temperature Range (Note 2)	Screening Level (Note 3)
AM2915APC	P-24	С	C-1
AM2915ADC	D-24	С	C-1
AM2915ADC-B	D-24	С	B-1
AM2915ADM	D-24	M	C-3
AM2915ADM-B	D-24	M	B-3
AM2915AFM	F-24	M	C-3
AM2915AFM-B	F-24	M	B-3
AM2915AXC	Dice	С	Visual inspection
AM2915AXM	Dice	M	to MIL-STD-883 Method 2010B.


- Notes: 1. P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline.

 Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.
 - 2. $C = 0^{\circ}C$ to $+70^{\circ}C$. $M = -55^{\circ}C$ to $+125^{\circ}C$.
 - See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.



The Am2915A is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.

MPR-165



Using the Am2915A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

Am2916A

Quad Three-State Bus Transceiver With Interface Logic

Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- Two-port input to D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

FUNCTIONAL DESCRIPTION


The Am2916A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches. The device also contains a four-bit odd parity checker/generator.

The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled.


The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the Ai data is stored in the register and when S is HIGH, the Bi data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data in non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input.


The Am2916A features a built-in four-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A or B field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.







Note: Pin 1 is marked for orientation.



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	–55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +7V
DC Output Current, Into Outputs (Except Bus)	30mA
DC Output Current, Into Bus	100mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

arameters	Description	Test Cond	Min.	Тур.	Max.	Units		
VOL	Bus Output LOW Voltage	VCC = MIN.	IOL = 24mA			0.4	Volts	
*UL	Bas Corput Cove Voltage	ACC - MILA'	10L = 48mA			0,5	Voits	
VOH	Bus Output HIGH Voltage	V	COM'L, IOH = -20mA	0.4			Volts	
-UH	Bus Output High Voltage	V _{CC} = MIN.	MIL, IOH = -15mA	2.4				
		V	V _O = 0.4 V			-200		
lo	Bus Leakage Current (High Impedance)	V _{CC} = MAX. Bus enable = 2.4	Vo = 2.4 V			50	Αц	
	(mg. mpcomos)	543 CH6510 - 2.4	V _O = 4.5 V			100		
IOFF	Bus Leakage Current	Vo = 4.5 V				100		
011	(Power OFF)	V _{CC} = 0V		1	100	ДΑ		
VIH	Receiver Input HIGH Threshold	Bus enable = 2.4	/	2.0			Volts	
VIL	Receiver Input LOW Threshold	Bus anable = 2.41	, COM'L			0.8		
*IL	neceiver input LOW i intesnoid	Bus enable = 2.4 V MIL				0.7	Volts	
Isc	Bus Output Short Circuit Current	V _{CC} = MAX. V _O = 0V		-50	-120	-2 25	mA	

Am2916A

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

Am2916AXC (COM'L) TA = 0°C to +70°C V_{CC}MIN. = 4.75 V V_{CC}MAX. = 5.25 V V_{CC}MAX. = 5.50 V V_{CC}MAX. = 5.5

rameters	Description	Test Cond	litions (N	ote 1)	Min.	Typ. (Note 2)	Max.	Units	
		VCC = MIN.	MIL: I	MIL: IOH = -1.0mA		3.4			
Voн	Receiver Output HIGH Voltage	VIN = VIL or VIH	COMIL	: I _{OH} = -2.6mA	2.4	3.4		Volts	
	Catpat ///Git Vollage	VCC = 5.0 V, IOH = -	100µA		3.5				
Van	Parity	VCC = MIN., IOH = -	660µA	MIL	2.5	3.4		Volts	
VOH	Output HIGH Voltage	VIN = VIH or VIL		COM, F	2.7	3.4		Volts	
		M MIN		IOL = 4.0mA		0.27	0.4		
VOL	Output LOW Voltage (Except Bus)	V _{CC} = MIN. V _{IN} = V _{IL} or V _{IH}		I _{OL} = 8.0mA		0.32	0.45	Volts	
	(Except Bos)	AIM AIT OF AIM	I _{OL} = 12mA			0.37	0.5		
VIH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0			Volt	
	Input LOW Level	Guaranteed input logic	cal LOW	MIL			0.7		
VIL	(Except Bus)	for all inputs COM'L		COM.F			0.8	Volts	
VI	Input Clamp Voltage (Except Bus)	VCC = MIN., IIN = -1	8mA				-1.2	Vol	
	Lance I City Comment (France Burn)	V MAY V	. 4 . /	BE, RLE			-0.72		
IIL	Input LOW Current (Except Bus)	VCC = MAX., VIN = 0.4V All other input		All other inputs			-0.36	mA mA	
ЧН	Input HIGH Current (Except Bus)	V _{CC} = MAX., V _{IN} = 2.7V					20	μА	
I _I	Input HIGH Current (Except Bus)	V _{CC} = MAX., V _{IN} = 7.0 V				I	100	μΑ	
I _{SC}	Output Short Circuit Current	V _{CC} = MAX.		RECEIVER	-30		-130	m.A	
-30	(Except Bus)	-00		PARITY	-20		-100	Ţ_ '''`	
Icc	Power Supply Current	V _{CC} = MAX., All Inpu	uts = GND			75	110	mA	

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


			A	m2916A) Typ.	KM	Α				
Parameters	Description	Test Conditions	Min.	(Note 2)	Max.	Min.	Typ. (Note 2)	Max.	Units	
tPHL				21	36		21	32		
tPLH	Driver Clock (DRCP) to Bus	C _L (BUS) = 50pF	<u> </u>	21	36	1	21	32	ns	
tZH, tZL	Bus Enable (BE) to Bus	R _L (BUS) = 130Ω	US) = 130Ω	13	26		13	23	ns	
tHZ, tLZ	Bus Enable (BE) to Bus			13	21		13	18		
ts	D t (A B)		15			12			ns	
th	Data Inputs (A or B)]	8.0			6.0			'''	
ts	Colored to the color (C)	1	28		-	25			ns	
th	Select Inputs (S)		8.0		1	6.0			"3	
tpw	Clock Pulse Width (HIGH)]	20			17			ns	
tPLH	Bus to Receiver Output			18	33		18	30	ns	
tPHL	(Latch Enabled)	}		18	30		18	27	.,,	
tPLH	Latch Enable to Receiver Output]		21	33		21	30	ns	
tPHL	Laten Enable to Neceiver Output	j		21	30		21	27		
ts	Bus to Latch Enable (RLE)]	15			13				
th	Bus to rate Enable (REE)	C∟ = 15pF	6.0			4.0				
t _{PLH}	A or B Data to Odd Parity Output	R _L = 2.0kΩ		32	46	L	32	42	ns	
tPHL	(Driver Enabled)			26	40		26	36	ns - ns	
tPLH	Bus to Odd Parity Output			21	36		21	32		
tPHL	(Driver Inhibited, Latch Enabled)	1		21	36		21	32		
tPLH	Latch Enable (RLE) to	1		21	36		21	32	ns	
tPHL	Odd Parity Output			21	36		21	32		

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test shoul not exceed one second,


INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.


MPR-170

SWITCHING TEST CIRCUIT



MPR-171

SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

H = HIGH

L = LOW


FUNCTION TABLE

FUNCTION	OUTPUT	TO DEVICE BUS OUTPUT		INPUTS							
104041400	R;			D _i 0	ŌĒ	RLE	BE	DRCP	Bį	A,	s
Driver output disable	×	Z	×	X	X	X	H	X	×	X	X
Receiver output disable	Z	X	X	×	H	X	X	×	×	×	X
Driver output disable and	Н	L	L	×	L	L	H	X	X	X	X
receive data via Bus input	L	H	H	X	L	L	H	×	×	×	X
Latch received data	X	X	NC	×	X	н	X	X	X	×	X
	×	×	X	L	X	X	X	1	X	L	L
Load driver register	×	X.	X	H	X	×	×	1	×	H	L
Load tillver register	×	×	×	L	×	×	×	1	L	×	н
	X	X	X	H	X	×	X	1	H	X	н
No driver clock restriction:	×	X.	X	NC	X	×	X	L	×	×	x
no office clock restriction.	×	X	×	NC	X	x	X	н	X	×	×
Drive Bus	×	H	×	L	X	X	L	X	×	X	X
Drive dus	X.	L	×	н	×	×	L	×	×	×	x

X = Don't care

† = LOW to HIGH transition

Metallization and Pad Layout



DIE SIZE ,074" X ,130"

DEFINITION OF FUNCTIONAL TERMS

Z = HIGH Impedance

NC = No change

A ₀ , A ₁ , A ₂ , A ₃	The "A" word data input into the two input multiplexer of the driver register.	$\overline{\text{BUS}}_0$, $\overline{\text{BUS}}_1$	The four driver outputs and receiver inputs (data is inverted).
B ₀ , B ₁ , B ₂ , B ₃	The "B" word data input into the two input multiplexers of the driver register.	R ₀ , R ₁ , R ₂ , R ₃	The four receiver outputs. Data from the bus is inverted while data from the A or B
S	Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.	RLE	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed
DRCP	Driver Clock Pulse. Clock pulse for the driver register.		and will retain the data independent of all other inputs.
BE	Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.	ŌĒ	Output Enable. When the $\overline{\text{OE}}$ input is HIGH, the four three state receiver outputs are in the high-impedance state.

i = 0, 1, 2, 3


ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

Order Number	Package Type (Note 1)	Temperature Range (Note 2)	Screening Level (Note 3)
AM2916APC	P-24	С	C-1
AM2916ADC	D-24	С	C-1
AM2916ADC-B	D-24	С	B-1
AM2916ADM	D-24	М	C-3
AM2916ADM-B	D-24	M	B-3
AM2916AFM	F-24	M	C-3
AM2916AFM-B	F-24	М	B-3
AM2916AXC	Dice	С	Visual inspection to MIL-STD-883
AM2916AXM	Dice	М	Method 2010B.


- Notes: 1. P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline.

 Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.
 - 2. $C = 0^{\circ}C$ to $+70^{\circ}C$, $M = -55^{\circ}C$ to $+125^{\circ}C$.
 - See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.



Generating or checking parity for 16 data bits.

MPR-173



Using the Am2916A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

Am2917A

Quad Three-State Bus Transceiver With Interface Logic

Distinctive Characteristics

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- D-type register on driver
- Bus driver output can sink 48mA at 0.5V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

FUNCTIONAL DESCRIPTION

The Am2917A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.


The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled.

The input register consists of four D-type flip-flops with a buffered common clock, The buffered common clock (DRCP) enters the A_i data into this driver register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (OE) input. When OE is HIGH, the receiver outputs are in the high-impedance state.

The Am2917A features a built-in four-bit odd parity checker/ generator. The bus enable input (\overline{BE}) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When \overline{BE} is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.






V_{CC} = Pin 20 GND₁ = Pin 5 GND₂ = Pin 15

MPR-175

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +VCC max.
DC Input Voltage	-0.5 V to +7 V
DC Output Current, Into Outputs (Except BUS)	30 mA
DC Output Current, Into Bus	100 mA
DC Input Current	-30 mA to +5.0 mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 1)			Min.	Typ.	Max.	Units		
VOL	Bus Output LOW Voltage	V 14181		IOL = 24mA			0.4	Volts		
	Bus Output LOW Voltage	VCC = MIN.	Γ	IQL = 48mA			0.5	VOITS		
V _{OH}	Bus Output HIGH Voltage	V 14111	COMIL	., I _{OH} = -20mA	2.4			Vale		
_ VOH	bus Output High Voltage	V _{CC} = MIN.	MIL	, IOH = -15mA	2.4			Volts		
	Sun Lankson O	V		V _O = 0.4 V			-200			
10	Bus Leakage Current (High Impedance)	V _{CC} = MAX. Bus enable = 2.4	νſ	V _O = 2.4 V		50	μΑ			
l	Trigo tripodulocy	503 triagis - 2,4	Ţ	V _O = 4,5 V			100			
IOFF	Bus Leakage Current	V _O = 4.5 V			-		100			
	(Power OFF)	VCC = OV				1		μA		
VIH	Receiver Input HIGH Threshold	Bus enable = 2.4	V		2.0			Volts		
VIL	CON	COM'L	Service Level Court	COM'L	COM'L	Receiver Input LOW Threshold Bus enable = 2.4 V			8.0	
- [Treceives impat LOW Fisteshold	Dus ensble - 2.4	ľ	MIL			0.7	Voits		
Isc	Bus Output Short Circuit Current	V _{CC} = MAX. V _O = 0 V			-50	-120	-225	mA		

Am2917A

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

Am2917AXC (COM'L) TA = 0°C to +70°C

VCC MIN. = 4.75 V VCC MAX. = 5.25 V Am2917AXM (MIL) TA = -55°C to +125°C VCCMIN. = 4.50 V VCCMAX. = 5.50 V DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	ACTERISTICS OVER OPER Description	Test Cond	Min.	Typ. (Note 2)	Max.	Units		
		VCC = MIN. MIL		OH = -1.0mA	2.4	3.4	_	
VOH	Receiver Output HIGH Voltage	VIN = VIL or VIH	COM'L	: I _{OH} = -2.6mA	2.4	3.4		Volts
	Catput Man Vollage	V _{CC} = 5.0 V, I _{OH} = -	100μΑ		3.5			
VOH	Parity	VCC = MIN., IOH = -	660µA	MIL	2.5	3.4		Volts
νон	Output HIGH Voltage	VIN " VIH or VIL		COM'L	2.7	3.4		VOITS
		V MINI		IOL = 4.0mA		0.27	0.4	
VOL	Output LOW Voltage (Except Bus)	V _{CC} = MIN. V _{IN} = V _{II} or V _{IH}		I _{OL} = 8.0mA		0.32	0.45	Voits
	(Cxcept Dus)	AIN - AIT OL AIH		IOL = 12mA	-	0.37	0.5	1
VIH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs		2.0			Volts	
VIL	Input LOW Level	Contanteca input region work		MIL			0.7	Volts
* IL	(Except Bus)			COM'L			8.0	7 7011
VI	Input Clamp Voltage (Except Bus)	VCC = MIN., IIN = -1	8mA				-1.2	Volts
	Laure I Old Comment (Europe Burn)	V _{CC} = MAX., V _{IN} = 0.4 V		BE, RLE			-0.72	
lic.	Input LOW Current (Except Bus)			All other inputs	_		-0.36	mA
11Н	Input HIGH Current (Except Bus)	VCC = MAX., VIN = 2	V _{CC} = MAX., V _{IN} = 2.7 V				20	μА
Ц	Input HIGH Current (Except Bus)	VCC = MAX., VIN = 7.0V					100	μΑ
¹sc	Output Short Circuit Current	Vcc = MAX.		RECEIVER	-30		-130	mA
.30	(Except Bus)	100 mars		PARITY	-20		-100]
¹cc	Power Supply Current	VCC = MAX.				63	95	mA
-	Off-State Output Current	VCC = MAX.		Vo = 2.4 V		_	50	μА
10	(Receiver Outputs)			Vo = 0.4 V			-50	7 "^

SWITCHING CHARACTERISTICS OVER **OPERATING TEMPERATURE RANGE**


			Am2917AXM Typ.			Am2917AXC Typ.				
Parameters	Description	Test Conditions	Min.	(Note 2)	Max.	Min.	(Note 2)	Max.	Units	
tPHL			1	21	36		21	32	ns	
tPLH	Driver Clock (DRCP) to Bus	C _L (BUS) = 50pF		21	. 36		21	32) "s	
tZH, tZL	Bus Enable (BE) to Bus	R _L BUS) ≈ 130Ω		13	26		13	23		
tHZ, tLZ	Bus Enable (BE) to Bus			13	21		13	18	ns	
ts			15			12			ns	
th	A Data Inputs		8.0			6.0]''	
tpW	Clock Pulse Width (HIGH)	7	20			17			ns	
tPLH	Bus to Receiver Output]		18	33		18	30	ns	
tPHL	(Latch Enabled)	-		18	30		18	27		
^t PLH	Latch Enable to Receiver Output			21	33	L	21	30	ns	
tPHL	Catch Enable to Receiver Output			21	30		21	27		
ts	Bus to Latch Enable (RLE)	0 - 15-5	15			13	<u> </u>		ns	
ŧ _h	Bus to Latch Enable (RLE)	$C_L = 15pF$ $R_L = 2.0k\Omega$	6.0			4.0				
tPLH .	A Data to Odd Parity Out	71[-2:0k:2	L	32	46		32	42		
tPHL	(Driver Enabled)			26	40	<u> </u>	26	36	- ""	
^t PLH	Bus to Odd Parity Out]		21	36		21	32	ns	
tPHL	(Driver Inhibit)			21	36		21	32		
tPLH	Latch Enable (RLE) to Odd		L	21	36	<u> </u>	21	32		
[‡] PHL	Parity Output	_		21	36		21	32		
tZH, tZL	Output Control to Output			14	26		14	23	ns	
tHZ, tLZ	Cathat Coulton to Cathat	CL = 5pF, RL = 2.0kΩ	1	14	26		14	23] ns	

Notes: 1. For conditions shown as MIN, or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.


MPR-178

SWITCHING TEST CIRCUIT



MPR-179

SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

FUNCTION TABLE

FUNCTION	ОПТРИТ	BUS	RNAL	TO DE		S	PUT	10	
701011011	Ri	BUS	Q_i	Di	ŌĒ	RLE	BE	DRCP	Ai
Driver output disable	X	Z	X	X	X	X	н	X	X
Receiver output disable	Z	X	X	X	H	X	X	X	X
Driver output disable and	Н	L	L	X	L	L	Н	×	X
receive data via Bus input	L	H	H	X	L	L	H	×	X
Latch received data	X	X	NC	X	X	Н	X	(X)	X
Load driver register	×	X	X	L	×	X	X	1	L
Load driver register	×	×	×	H	×	X	X	t	H
No driver clock restrictions	×	X	X	NC	X	X	X	L	X
NO GLIVEL FIORY LEZILICHOUS	×	X	×	NC	X	×	X	н	X
Diverge Burn	×	Н	X	L	X	×	L	X	X
Drive Bus	×	L	x	н	x	×	L	x	×


H = HIGH Z = L = LOW NC

Z = HIGH Impedance NC = No change

X = Don't care † = LOW to HIGH transition

i = 0, 1, 2, 3

Metallization and Pad Layout



DIE SIZE .074" X .130"

ORDERING INFORMATION

Order the part number according to the table below to obtain the desired package, temperature range, and screening level.

Order Number	Package Type (Note 1)	Temperature Range (Note 2)	Screening Level (Note 3)
AM2917APC	P-20	С	C-1
AM2917ADC	D-20	С	C-1
AM2917ADC-B	D-20	С	B-1
AM2917ADM	D-20	М	C-3
AM2917ADM-B	D-20	М	B-3
AM2917AFM	F-20	M	C-3
AM2917AFM-B	F-20	M	B-3
AM2917AXC AM2917AXM	Dice Dice	C M	Visual inspection to MIL-STD-883 Method 2010B.

Notes

- P = Molded DIP, D = Hermetic DIP, F = Flat Pak. Number following letter is number of leads. See Appendix B for detailed outline.
 Where Appendix B contains several dash numbers, any of the variations of the package may be used unless otherwise specified.
- 2. $C = 0^{\circ}C$ to $+70^{\circ}C$, $M = -55^{\circ}C$ to $+125^{\circ}C$.
- See Appendix A for details of screening. Levels C-1 and C-3 conform to MIL-STD-883, Class C. Level B-3 conforms to MIL-STD-883, Class B.

DEFINITION OF FUNCTIONAL TERMS

DRCP Driver Clock Pulse. Clock pulse for the driver register.

BE Bus Enable. When the Bus Enable is LOW, the four drivers are in the high impedance state.

BUS₀, BUS₁, BUS₂, BUS₃ The four driver outputs and receiver inputs (data is inverted).

 R_0 , R_1 , R_2 , R_3 The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.


RLE Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

ODD Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance

OE Output Enable. When the OE input is HIGH, the four three-state receiver outputs are in the high-impedance state.

PARITY OUTPUT FUNCTION TABLE


BE	ODD PARITY OUTPUT					
L	ODD = A ₀ ⊕ A ₁ ⊕ A ₂ ⊕ A ₃					
н	$ODD = \mathbf{Q}_0 \oplus \mathbf{Q}_1 \oplus \mathbf{Q}_2 \oplus \mathbf{Q}_3$					



The Am2917A can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.

R BUS

MPR-181



Using the Am2917A and Am8T26 in a terminated Bus system for the Am9080 MOS Microprocessor.

Am3212·Am8212

Eight-Bit Input/Output Port

Distinctive Characteristics

- Fully parallel, 8-bit data register and buffer replacing latches, multiplexers and buffers needed in microprocessor systems.
- 4.0V output high voltage for direct interface to MOS microprocessors, such as the Am9080A family.
- Input load current 250µA max.
- Reduces system package count


- Available for operation over both commercial and military temperature ranges.
- Advanced Schottky processing with 100% reliability assurance testing in compliance with MIL-STD-883.
- Service request flip-flop for interrupt generation
- Three-state outputs sink 15mA
- Asynchronous register clear with clock over-ride

CONNECTION DIAGRAM

FUNCTIONAL DESCRIPTION

All of the principal peripheral and input/output functions of a Microcomputer System can be implemented with the Am3212 • Am8212. The Am3212 • Am8212 input/output port consists of an 8-latch with 3-state output buffers along with control and device selection logic, which can be used to implement latches, gated buffers or multiplexers.

LOGIC DIAGRAM



Top View ٦٧cc моГ 23 INT 22 001F 7017 012 20 7007 002[Am3212 Am8212 DI₃ 18 003 17 DO6 D14 [7015 7005 15 CLA ste (14 GND 12

LIC-424

PIN DEFINITION

Note: Pin 1 is marked for orientation.

DI ₁ -DI ₈	DATA IN
DD ₁ -DO ₈	DATA OUT
DS1 - DS2	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT (ACTIVE LOW)
CLR	CLEAR (ACTIVE LOW)

ORDERING INFORMATION						
Package Type	Temperature Range	Order Number				
Hermetic DIP	-55°C to +125°C	AM8212DM				
Hermetic DIP	0°C to +70°C	D8212				
Molded DIP	0°C to +70°C	P8212				
Dice	0°C to +70°C	AM8212XC				
Hermetic DIP	0°C to +70°C	D3212				
Hermetic DIP	-55°C to +125°C	MD3212				
Molded DIP	0°C to +70°C	P3212				

FUNCTIONAL DESCRIPTION (Cont'd)

Data Latch

The 8 flip-flops that make up the data latch are of a "D" type design. The output (Q) of the flip-flop will follow the data input (D) while the clock input (C) is high. Latching will occur when the clock (C) returns low.

The data latch is cleared by an asynchronous reset input (CLR). (Note: Clock (C) Overrides Reset (CLR)).

Output Buffer

The outputs of the data latch (Q) are connected to 3-state, non-inverting output buffers. These buffers have a common control line (EN); this control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output into a high impedance state. (3-state). This high-impedance state allows the Am3212 • Am8212 to be connected directly onto the microprocessor bi-directional data bus.

Control Logic

The Am3212 ● Am8212 has control inputs DS₁, DS₂, MD And STB. These inputs are used to control device selection, data latching, output buffer state and service request flip flop.

DS₁, DS₂ (Device Select)

These 2 inputs are used for device selection, When \overline{DS}_1 is low and DS_2 is high $(\overline{DS}_1 \cdot DS_2)$ the device is selected. In the selected state the output buffer is enabled and the service request flip-flop (SR) is asynchronously set.

MD (Mode)

This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic ($\overline{DS}_1 \cdot DS_2$).

When MD is low (input mode) the output buffer state is determined by the device selection logic $(\overline{DS}_1 \cdot DS_2)$ and the source of clock (C) to the data latch is the STB (Strobe) input.

STB (Strobe)

This input is used as the clock (C) to the data latch for the input mode MD = 0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered.

Service Request Flip-Flop

The SR flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip-flop is set it is in the non-interrupting state.

The output of the (SR) flip-flop (Q) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic ($\overline{\text{OS}}_1 \cdot \text{DS}_2$). The output of the "NOR" gate ($\overline{\text{INT}}$) is active low (interrupting state) for connection to active low input priority generating circuits.

TRUTH TABLE

STB	MD	DS1 - DS2	Data Out Equals
0	0	0	Three-State
1	0	0	Three-State
0	1	0	Data Latch
1	1	0	Data Latch
0	0	1	Data Latch
1	0	1	Data In
0	1	1	Data In
1	1	1	Data In

CLR — Resets Data Latch

- Sets SR Flip-Flop (no effect on Output Buffer)

* Internal SR Flip-Flop

CLR	$\overline{DS_1} - DS_2$	STB	SR*	INT
0	0	0	1	1
0	1	0	1	0
1	1	1	0	0
1	1	0	1	0
1	0	0	1	1
1	1	7	1	0

Am3212/Am8212

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage	-0.5V to +7.0V
Output Voltage	-0.5V to +7.0V
Input Voltages	-1.0V to +5.5V
Output Current (Each Output)	125 mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

P8212, D8212, P3212, D3212 (COM'L) Am8212DM, MD3212 (MIL)

T_A = 0°C to +70°C $T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C}$ V_{CC} = 5.0V ± 5% VCC = 5.0V ± 10%

DC CHARACTERISTICS

Parameters	Description	Test Condi	tions	Min.	Typ. (Note 1)	Max.	Units
IF	Input Load Current ACK, DS ₂ , CR, DI ₁ - Dig Inputs	V _F = 0.45V				-0.25	mA
1 _F	Input Load Current MD Input	VF = 0.45V				-0.75	mA
1 _F	Input Load Current DS ₁ Input	V _F = 0.45V			1	-1.0	mA
I _R	Input Leakage Current ACK, DS, CR, DI ₁ — DI ₈ Inputs	V _R = 5.25V				10	μΑ
I _R	Input Leakage Current MO Input	V _R = 5.25V			1	30	μА
IR	Input Leakage Current DS ₁ Input	V _R = 5.25V				40	μА
vc	Input Forward Voltage Clamp	Ic = -5.0mA	COM, F			-1.0	Volts
			MIL			-1.2	
ViL	Input LOW Voltage		COM'L			0.85	Volts
			MIL			0.80	
VIH	Input HIGH Voltage			2.0			Voits
VOL	Output LOW Voltage	I _{OL} = 15mA				0.45	Voits
VOH	Output HIGH Voltage	I _{OH} = -1.0mA	COM, L	3.65	4.0		Volts
			MIL	3.3	4.0		
		IOH = -0.5mA	MIL	3.4	4.0		
^I sc	Short Circuit Output Current	V _O = 0V		-15		-75	mA
liol	Output Leakage Current High Impedance	V _O = 0.45V/5.25V				20	μА
¹cc	Power Supply Current	Note 2			90	130	mA

AC CHARACTERISTICS (Note 3)

Parameters	Description	Min.	Typ. (Note 1)	Max.	Units
t _{pw}	Pulse Width	30	8		ns
t _{pd}	Data to Output Delay		12	30	ns
twe	Write Enable to Output Delay		18	40	ns
t _{set}	Data Şet-up Time	15			ns
th	Data Hold Time	20			ns
t _r	Reset to Output Delay		18	40	nş
t _s	Set to Output Delay		15	30	ns
te	Output Enable/Disable Time		14	45	ns
tc	Clear to Output Delay		25	55	ns

CAPACITANCE (Note 4)

F = 1.0MHz, VBIAS = 2.5V, VCC = +5.0V, TA = 25°C


Parameters	Description	Тур.	Max.	Units	
CIN	DS ₁ MD Input Capacitance	9.0	12	pF	
CIN	DS ₂ , CK, ACK, DI ₁ -DI ₈ Input Capacitance	5.0	9.0	pF	
COUT	DO1 - DO8 Output Capacitance	8.0	12	ρF	

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

2. CLR = STB = HIGH; DS₁ = DS₂ = MD = LOW; all data inputs are gound, all data outputs are open.


3. Conditions of Test: a) Input pulse amplitude = 2.5V
b) Input rise and fall times 5.0ns


c) Between 1.0V and 2.0V measurements made at 1.5V with 15mA and 30pF Test Load. 4. This parameter is sampled and not 100% tested.



*Including Jig and Probe

Capacitance. LIC-425






TYPICAL APPLICATIONS OF THE Am8212

GATED BUFFER (3-STATE)

By tying the mode signal low and the strobe input high, the data latch is acting as a straight through gate. The output buffers are then enabled from the device selection logic \overline{DS}_1 and DS_2 .


When the device selection logic is false, the outputs are 3-state.

When the device selection logic is true, the input data from the system is directly transferred to the output.




Bi-Directional Bus Driver

Two Am3212 • Am8212's wired back-to back can be used as a symmetrical drive, bi-directional bus driver. The devices are controlled by the data bus input control which is connected to DS₁ on the first Am3212 • Am8212 and to DS₂ on the second. While one device is active, and acting as a straight through buffer the other is in its 3-state mode.



Interrupting Input Port


The Am3212 • Am8212 accepts a strobe from the system input source, which in turn clears the service request flip-flop and interrupts the processor. The processor then goes through a service routine, identifies the port, and causes the device selection logic to go true — enabling the system input data onto the data bus.



TYPICAL APPLICATIONS OF THE Am8212 (Cont'd)


Interrupt Instruction Port

The Am3212 • Am8212 can be used to gate the interrupt instruction, normally RESTART instructions, onto the data bus. The device is enabled from the interrupt acknowledge signal from the microprocessor and from a port selection signal. This signal is normally tied to ground. (DS₁ could be used to multiplex a variety of interrupt instruction ports onto a common bus).



Output Port (With Hand-Shaking)


The Am3212 ● Am8212 is used to transmit data from the data bus to a system output. The output strobe could be a hand-shaking signal such as "reception of data" from the device that the system is outputting to. It in turn, can interrupt the system signifying the reception of date. The selection of the port comes from the device selection logic. (DS₁ · DS₂).



Am9080A Status Latch

The input to the Am3212 • Am8212 latch comes directly from the Am9080A data bus. Timing shows that when the SYNC signal is true (DS₁ input), and ø1 is true,

(DS₁ input) then the status data will be latched into the Am3212 ● Am8212. The mode signal is tied high so that the output on the latch is active and evabled all the time.



Am3216 · Am3226 · Am8216 · Am8226

Four-Bit Parallel Bidirectional Bus Driver

Distinctive Characteristics

- Data bus buffer driver for 8080 type CPU's
- Low input load current 0.25mA maximum.
- High output drive capability for driving system data bus — 50mA at 0.5V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Am3216 and Am8216 have non-inverting outputs
- Output high voltage compatible with direct interface to MOS
- Three-state outputs
- Advanced Schottky processing
- Available in military and commercial temperature range
- Am3226 and Am8226 have inverting outputs

FUNCTIONAL DESCRIPTION


The Am3216, Am3226, Am8216 and Am8226 are four-bit, bi-directional bus drivers for use in bus oriented applications. The non-inverting Am3216 and Am8216, and inverting Am3226 and Am8226 drivers are provided for flexibility in system design.

Each buffered line of the four bit driver consists of two separate buffers that are three-state to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface to TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied

together so that the driver can be used to buffer a true bi-directional bus. The DO outputs on this side of the driver have a special high voltage output drive capability so that direct interface to the 8080 type CPUs is achieved with an adequate amount of noise immunity.

The \overline{CS} input is a device enable. When it is "high" the output drivers are all forced to their high-impedance state. When it is a "LOW" the device is enabled and the direction of the data flow is determined by the \overline{DIEN} input.

The DIEN input controls the direction of data flow which is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.



	ORDERING INFO	RMATION		CONNECTION DIAGRAM
Package Type	Temperature Range	Am3216 Am8216 Order Number	Am3226 Am8226 Order Number	CHIP SELECT CS 16 VCC DATA OUTPUT DO ₀ 2 15 DIEN DATA IN ENABLE (DIRECTION CONTROL) DATA BUS DATA OUTPUT BEDIRECTIONAL 080 3 14 DO ₃ DATA OUTPUT
Hermetic DIP Hermetic DIP Molded DIP Hermetic DIP Hermetic DIP Molded DIP Dice	-55°C to +125°C 0°C to +70°C 0°C to +70°C -55°C to +125°C 0°C to +70°C 0°C to +70°C 0°C to +70°C	MD3216 D3216 P3216 MD8216 D8216 P8216 AM8216XC	MD3226 D3226 P3226 MD8226 D8226 P8226 AM8226XC	BI-DIRECTIONAL DB0 3

Am3216/3226/8216/8226

MAXIMUM RATINGS (Above which the useful life may be impaired)

Temperature (Ambient) Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	-0.5 V to +7.0 V
All Input Voltages	-1.0V to +5.5V
Output Currents	125 mA

Am3216, Am3226, Am8216 AND Am8226 MILITARY ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (-55°C to +125°C)

The following conditions apply unless otherwise specified:

MD3216, MD8216, MD3226, MD8226 (MIL)

TA = -55°C to +125°C

V_{CC} = 5.0V ± 10%

DC CHARACTERISTICS

arameters	Description		Test Cond	ditions	Min.	Typ. (Note 1)	Max.	Units
I _{F1}	Input Load Current DIEN, CS		V _F = 0.45			-0.15	-0.5	mA
I _{F2}	Input Load Current All Other In	puts	V _F = 0.45	-		-0.08	-0.25	mA
I _{R1}	Input Leakage Current DIEN, CS		V _R = 5.5V				80	μА
I _{R2}	Input Leakage Current DI Inputs		V _R = 5.5V				40	μА
V _C	Input Forward Voltage Clamp		I _C = -5.0mA				-1.2	Volts
V							0.95	Volts
VIL	Input LOW Voltage	Am3226, Am8226					0.9	Voits
VIH	Input HIGH Voltage				2,0			Volts
	. Output Leakage Current	DO	V 0 AEVIE EV				20	μА
ıo	(Three-State)	DB	V _O = 0.45V/5.5V				100	μ.
	Saura Supply Current	Am3216, Am8216				95	130	mA
ıcc	Power Supply Current	Am3226, Am8226				85	120	IIIA
V _{OL1}	Output LOW Voltage		DO Outputs IOL = 15mA DB Outputs IOL = 25mA			0.3	0.45	Volts
V _{OL2}	Output LOW Voltage		DB Outputs IOL = 45mA			0.5	0.6	Volts
V	Output HIGH Voltage		DO Outputs	I _{OH} = -0.5mA	3.4	4.0		Volts
V _{OH1}	Output Friedrick voltage		IOH = -2.0m/		2.4			VO.15
V _{OH2}	Output HIGH Voltage		DB Outputs IOH = -5.0m/	Α	2.4	3.0		Volts
los	Output Short Circuit Current		DO Outputs ≅ 0V, V _{CC} =	5.0V	-15	-35	-65	
·US	OS Output Short Circuit Current		DB Outputs = 0V, V _{CC} = 5.0V		-30	-75	-120	mA

AC CHARACTERISTICS

Parameters	Description		Test Conditions	Min.	Typ. (Note 1)	Max.	Units
tPD1	Input to Output Delay DO Outputs		$C_L = 30pF, R_1 = 300\Omega, R_2 = 600\Omega$		15	25	ns
	1	Am3216, Am8216	0 - 200-F B - 200 B - 1000		20	33	
¹PD2	Input to Output Delay DB Outputs Am3220	Am3226, Am8226	$C_L = 300pF, R_1 = 90\Omega, R_2 = 180\Omega$		16	25	ns
	Output Enable Time	Am3216	Note 3		45	75	
t∈		Am8216	Note 2		45	75	ns
		Am3226, Am8226	Note 3		35	35 62	
		Am3216, Am8216			20	40	
t D	Output Disable Time	Am3226, Am8226	Note 4		16	38	ns

Am3216, Am3226, Am8216 AND Am8226 COMMERCIAL ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (0°C to +70°C)

The following conditions apply unless otherwise specified:

D3216, D8216, D3226, D8226, P3216, P8216, P3226, P8226 (COM'L)


TA = 0°C to +70°C VCC = 5.0V ± 5%

DC CHARACTERISTICS

Parameters	Description		Test Conditions	Min.	Typ. (Note 1)	Max.	Units
I _{F1}	Input Load Current DIEN, CS		V _F = 0.45		-0.15	-0.5	mA
IF2	Input Load Current All Other Inputs		V _F = 0.45		-0.08	-0.25	mA
I _{R1}	Input Leakage Current DIEN, CS		V _R = 5.25V			20	ДΑ
1 _{R2}	Input Leakage Current DI Inputs		V _R = 5.25V			10	μА
Vc	Input Forward Voltage Clamp		I _C = -5.0mA		1 1	-1.0	Volts
VIL	Input LOW Voltage					0.95	Volts
VIH	Input HIGH Voltage			2.0			Volts
11-1	Output Leakge Current (Three-State)	DO	V _O = 0.45V/5.5V			20	μА
lioi		DB				100	
1	Bauer Supply Courses	Am3216, Am8216			95	130	T.,
¹cc	Power Supply Current	Am3226, Am8226			85	120	mA
V _{OL1}	Output LOW Voltage		DB Outputs IOL = 15mA DB Outputs IOL = 25mA		0.3	0.45	Volts
V	0	Am3216, Am8216	DB Outputs IOL = 55mA		0.5	0.6	
V _{OL2}	Output LOW Voltage	Am3226, Am8226	DB Outputs IOL = 50mA		0.5	0.6	Volts
V _{OH1}	Output HIGH Voltage		DO Outputs IOH = -1.0mA COM'L	3.65	4.0		Volts
V _{OH2}	Output HIGH Voltage		DB Outputs IOH = -10mA	2.4	3.0		Volts
los	Output Short Circuit Current		DO Outputs ≅ 0V	-15	-35	-6 5	T
los	Output Short Circuit Current		DB Outputs V _{CC} = 5.0V	-30	-75	-120	- mA

AC CHARACTERISTICS

Parameters	Description Input to Output Delay DO Outputs		Test Conditions	Min.	Typ. (Note 1)	Max.	Units
^t PD1			C _L = 30pF, R ₁ = 300Ω, R ₂ = 600Ω		15	25	ns
tope	Input to Output Delay DB Outputs	Am3216, Am8216	0 - 200-F D - 800 B - 1000		20	30	
^t PD2	Am3226, Am8226	$C_L = 300pF, R_1 = 90\Omega, R_2 = 180\Omega$		16	25	ns	
		Am3216	Note 3		45	65	
tE	Output Enable Time	Am8216	Note 2		45	65	ns
	Am3226, Am8226		Note 3		35	54	1
t _D	Output Disable Time		Note 4		20	35	ns




Am3216/3226/8216/8226

CAPACITANO	CAPACITANCE (Note 5)			Тур.				
Parameters	Description	Test Conditions	Min.	(Note 1)	Max.	Units		
CIN	Input Capacitance	V _{BIAS} = 2.5V, V _{CC} = 5.0V T _Δ = 25°C, f = 1.0MHz		4.0	8.0	pF		
COUT1	Output Capacitance			6.0	10	pF		
C _{OUT2}	Output Capacitance	1 A - 23 C, 1 - 1.0WH2		13	18	pF		

Notes: 1. Typical values are for $T_A = 25^{\circ}C$, $V_{CC} = 5.0 V$.

- DO outputs, C_L = 30pF, R₁ = 300/10kΩ, R₂ = 180/1.0kΩ; DB outputs, C_L = 300pF, R₁ = 90/10kΩ, R₂ = 180/1.0kΩ.
 DO outputs, C_L = 30pF, R₁ = 300/10kΩ, R₂ = 600/1.0kΩ; DB outputs, C_L = 300pF, R₁ = 90/10kΩ, R₂ = 180/1.0kΩ.
 DO outputs, C_L = 5.0pF, R₁ = 300/10kΩ, R₂ = 500/1.0kΩ; DB outputs, C_L = 5.0pF, R₁ = 90/10kΩ, R₂ = 180/1.0kΩ.

- 5. This parameter is periodically sampled and not 100% tested.



FUNCTION TABLE


			8216		82	26
DIEN	<u>cs</u>		DB	DO	DB	DO
L.	L	DI → DB	ום	z	DI	Z
Н	L	DB ⇒ DO	Z	DB	Z	DB
L	н		z	Z	Z	z
Н	H		Z	Z	Z	Z

H = HIGH

L = LOW

LIC-444

TYPICAL APPLICATION



MEMORY AND I/O INTERFACE TO A BI-DIRECTIONAL BUS

Metallization and Pad Layout Am3216 Am3226 Am8216 Am8226 DIEN DATA IN ENABLE CHIP SELECT CS CHIP SELECT CS DATA QUIPUI DO DATA OUTPUT DOG DO3 DATA DUTPUT 14 DOS DATA OUTPUT DATA BUS DEO DATA BUS DE DIRECTIONAL DEO 13 DB1 BI DIRECTIONAL 13 DBJ DATA BUS IZ DIS DATA INPUT DATA INPUT DIO DATA INPUT DIO 12 DI3 DATA INPUT DATA OUTPUT DO DATA OUTPUT DO II DO₇ DATA OUTPUT II 002 DATA DUTPUT DATA BUS DB1 DATA BUS OBT DB2 BI DIRECTIONAL OB2 BI DIRECTIONAL DATA INPUT DI1 7 DATA INPUT DI 1 DIZ DATA INPUT 9 DIZ DATA INPUT GND GND

DIE SIZE 0.066" X 0.090"

DISTINCTIVE CHARACTERISTICS

- · Four independent driver/receiver pairs
- Three-state outputs
- High impedance inputs
- Receiver hysteresis 600mV (Typ.)
- Fast Propagation Times 50-20ns (Typ.)
- TTL compatible receiver outputs
- Single +5 volt supply


LIC-446


- Open collector driver output option with internal passive pull up
- Power up/power down protection (No invalid information transmitted to bus)
- · No bus loading when power is removed from device
- Required termination characteristics provided
- Advanced Schottky processing
- 100% product assurance screening to MIL-STD-883 requirements

GENERAL DESCRIPTION

The Am3448A is a quad bidirectional transceiver meeting the requirement of IEEE-488 standard digital interface for programmable instrumentation for the driver, receiver, and composite device load. One pull-up enable input is provided for each pair of transceivers which controls the operating mode of the driver outputs as either an open collector or active pull-up configuration.

The receivers feature input hysteresis for improved noise immunity in system applications. The device bus (receiver input) changes from standard bus loading to a high impedance load when power is removed. In addition no spurious noise is generated on the bus during power-up or power-down.






ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	0°C to +70°C	MC3448AL
Molded DIP	0°C to +70°C	MC3448AP
Dice	0°C to +70°C	AM3448AX

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LIC-448

ABSOLUTE MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65°C to +150°C
Supply Voltage	7.0 V
Input Voltage	5.5V
Driver Output Current	150mA

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

Am3448A

DC ELECTRICAL CHARACTERISTICS over operating temperature range

'arameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Unit
Bus Char	acteristics					
V(BUS)	Bus Voltage	Bus Pin Open, V _{I(S/R)} ≈ 0.8V	2.75		3.7	Volt
V _{IC(BUS)}	Bus voilage	I _(BUS) = -12mA		-	-1.5	VOILS
		5.0V ≤ V(BUS) ≤ 5.5V	0.7	_	2.5	
(BUS)	Bus Current	$V_{(BUS)} = 0.5V$	-1.3		-3.2] mA
	<u>. </u>	V _{CC} = 0V, 0V ≤ V _(BUS) ≤ 2.75V			0.04	L
Driver Ch	aracteristics					
V _{IC(D)}	Driver Input Clamp Voltage	$V_{I(S/R)} = 2.0V, I_{IC(D)} = -18mA$	T -		-1.5	Volts
V _{OH(D)}	Driver Output Voltage - High Logic State	$V_{I(S/R)} = 2.0V, V_{IH(D)} = 2.0V,$ $V_{IH(E)} = 2.0V, I_{OH} = -5.2mA$	2.5	_	-	Volte
V _{OL(D)}	Driver Output Voltage - Low Logic State	V _{I(S/R)} = 2.0V, I _{OL(D)} = 48mA	_	- 1	0.5	Volts
los(o)	Output Short Circuit Current	$V_{I(S/R)} = 2.0V, V_{IH(D)} = 2.0V$ $V_{IH(E)} = 2.0V$	-30	-	120	mA
V _{(H(D)}	Driver Input Voltage - High Logic State	V _{I(S/R)} = 2.0V	2.0	-	-	Volts
V _{IL(D)}	Driver Input Voltage - Low Logic State	V _{I(S/R)} = 2.0V	_	-	0.8	Volts
l _{l(D)}	Privat Innut Current Data Sina	V 0.5 € V _{I(D)} ≤ 2.7V	-200		40	
IB(D)	Driver Input Current - Data Pins	$V_{I(S/R)} = V_{I(E)} = 2.0V$ $V_{I(D)} = 5.5V$	_	- 1	200	μΑ
Receiver	Characteristics					
VHYS(R)	Receiver Input Hysteresis	V _{I(S/R)} = 0.8V	400	600		mV
VILH(R)	Paginas Inguit Threehold	V _{I(S/R)} = 0.8V, Low to High	_	1.6	1.8	
V _{(HL(R)}	Receiver Input Threshold	V _{I(S/R)} = 0.8V, High to Low	0.8	1.0	-	Volts
V _{OH(R)}	Receiver Output Voltage - High Logic State	$V_{I(S/R)} = 0.8V, I_{OH(R)} = -800\mu A,$ $V_{(BUS)} = 2.0V$	2.7	-	-	Volts
V _{OL(R)}	Receiver Output Voltage - Low Logic State	$V_{I(S/R)} = 0.8V, I_{OL(R)} = 16mA, V_{(BUS)} = 0.8V$	-	-	0.5	Volts
I _{OS(R)}	Receiver Output Short Circuit Current	V _{I(S/R)} = 0.8V, V _(BUS) = 2.0V	- 15		-75	mA
Enable, S	end/Receive Characteristics					
I _{I(S/R)}		0.5 ≤ V _{I(S/R)} ≤ 2.7V	-100	_	20	
I _{IB(S/R)}	Input Current - Send/Receive	V _{I(S/R)} = 5.5V	 -	-	100	μΑ
I(E)	t F	0.5 ≤ V _{I(E)} ≤ 2.7V	-200	_	20	<u> </u>
I _{IB(E)}	Input Current — Enable	V _{I(E)} = 5.5V	-	-	100	μΑ
Power Su	pply Current					
ICCL	Power Supply Current	Listening Mode - All Receivers On	-	63	85	mA
Іссн	Power Supply Current	Talking Mode - All Drivers On	T-	106	125	

Note 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

LIC-451

SWITCHING CHARACTERISTICS ($V_{CC} = 5.0V$, $T_A = 25^{\circ}C$ unless otherwise noted)


Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
t _{PLH(D)}	Propagation Delay of Driver (Fig. 2)	Output Low to High	T -		15	ns
t _{PHL(D)}	Propagation Delay of Driver (Fig. 2)	Output High to Low			17	113
(PLH(R)	Proposition Delay of Passives (Fig. 1)	Output Low to High] -		25	ns
t _{PHL(R)}	Propagation Delay of Receiver (Fig. 1)	Output High to Low	-		23	1 115
t _{PHZ(R)}	Propagation Delay Time — Send/Receiver to Data (Fig. 4)	Logic High to Third State	-		30	
t _{PZH(R)}		Third State to Logic High	-		30	ns
t _{PLZ(R)}		Logic Low to Third State			30] ""3
[†] PZL(R)		Third State to Logic Low			30]
t _{PHZ(D)}		Logic High to Third State	T -		30	
[†] PZH(D)	Propagation Delay Time - Send/Receiver to Bus	Third State to Logic High	-		30	ns
t _{PLZ(D)}	(Fig. 3)	Logic Low to Third State	-		30	
[†] PZL(D)		Third State to Logic Low			30	
t _{POFF(E)}	Tue On Time Englis to Bug (Fig. 5)	Pull-Up Enable to Open Collector	-		30	
[†] PON(E)	Turn-On Time - Enable to Bus (Fig. 5)	Open Collector to Pull-Up Enable	-		20	ns

TRUTH TABLE

Send/Rec.	Enable	Into Flow	Comments
0	Х	Bus → Data	
1	1	Data →Bus	Active Pull-Up
1	0	Data → Bus	Open Collector

X = Don't Care

PROPAGATION DELAY TEST CIRCUITS AND WAVEFORMS



LIC-449 Figure 1. Bus Input to Data Output (Receiver).

LIC-450





Figure 2. Data Input to Bus Output (Driver).

PROPAGATION DELAY TEST CIRCUITS AND WAVEFORMS (Cont.)



1.5V 1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V

1.5V 0V


1.5V 0V

f = 1.0MHz $t_{TLH} = t_{THL} \le 5.0$ ns (10-90%) Duty Cycle = 50%

C_L = 15pF (Includes Jig and Probe Capacitance)

Figure 3. Send/Receive Input to Bus Output (Driver).

LIC-454




 $\label{eq:closed} \begin{array}{ll} \text{I} \simeq \text{1.0MHz} \\ & \text{t}_{\text{TLH}} = \text{t}_{\text{THL}} \leqslant 5.0 \text{ns (10-90\%)} \\ \text{C}_{\text{L}} = \text{15pF (Includes Jig and Probe Capacitance)} & \text{Duty Cycle} = 50\% \end{array}$

LIC-455

LIC-453

Figure 4. Send/Receive Input to Data Output (Receiver).

LIC-456



INPUT ENABLE

to the policy of


f = 1.0MHz t_{TLH} = t_{THL} ≤ 5.0ns (10-90%) Duty Cycle = 50%

C_L = 15pF (Includes Jig and Probe Capacitance)


Figure 5. Enable Input to Bus Output (Driver).

PROPAGATION DELAY TEST CIRCUITS AND WAVEFORMS (Cont.)

TYPICAL RECEIVER HYSTERESIS CHARACTERISTICS




TYPICAL BUS LOAD LINE



LIC-459

TYPICAL APPLICATION



16 LINES TOTAL (FOUR Am3448A'S FOR EACH BUS INTERFACE)

LIC-460

TYPICAL MEASUREMENT SYSTEM APPLICATION

Am54S/74S240 · Am54S/74S241 Am54S/74S242 · Am54S/74S243 Am54S/74S244

Octal Buffers/Line Drivers/Line Receivers With Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Three-state outputs drive bus lines directly
- Advanced Schottky processing
- Hysteresis at inputs improve noise margin
- PNP inputs reduce D.C. loading on bus lines
- V_{OI} of 0.55V at 64mA for Am74S; 48mA for Am54S
- Data-to-output propagation delay times: Inverting – 7.0ns MAX
- Non-inverting 9.0ns MAX
- Enable-to-output 15.0ns MAX
- 100% reliability assurance testing in compliance with MIL-STD-883
- 20 pin hermetic and molded DIP packages for Am54S/ 74S240, Am54S/74S241, and Am54S/74S244


FUNCTIONAL DESCRIPTION

These buffers/line drivers, used as memory-address drivers, clock drivers, and bus oriented transmitters/receivers, provide improved PC board density. The outputs of the commercial temperature range versions have 64mA sink and 15mA source capability, which can be used to drive terminated lines down to 133Ω. The outputs of the military temperature range versions have 48mA sink and 12mA source current capability.

Featuring 0.2V minimum guaranteed hysteresis at each low-current PNP data input, they provide improved noise rejection and high-fan-out outputs to restore Schottky TTL levels completely.


The Am54S/74S240, Am54S/74S241 and Am54S/74S244 have four buffers which are enabled from one common line, and the other four buffers are enabled from another common line. The Am54S/74S240 is inverting, while the Am54S/74S241 and Am54S/74S244 present true data at the outputs.

The Am54S/74S242 and Am54S/74S243 have the two 4-line data paths connected input-to-output on both sides to form an asynchronous transceiver/buffer with complementing enable inputs. The Am54S/74S242 is inverting, while the Am54S/74S243 presents non-inverting data at the outputs.



ORDERING INFORMATION

Package	Temperature			Order Number		
Туре	Range	Am54S/74S240	Am54S/74S241	Am54S/74S242	Am54S/74S243	Am54S/74S244
Hermetic	-55°C to +125°C	SN54S240J	SN54S241J	SN54S242J	SN54S243J	SN54S244J
Dice	-55°C to +125°C	AM54S240X	AM54S241X	AM54S242X	AM54S243X	AM54S244X
Hermetic	0°C to +70°C	SN74S240J	SN74S241J	SN74S242J	SN74S243J	SN74S244J
Molded	0°C to +70°C	SN74S240N	SN74S241N			SN74S244N
Dice	0°C to +70°C	AM74S240X	AM74S241X	AM74S242X	AM74S243X	AM74S244X



MAXIMUM RATINGS above which the useful life may be impaired	
Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +7.0V
DC Output Current	150mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:

arameters	CAL CHARACT	Description			nditions (Min.	Typ.	Max.	Unit		
VIH	High-Level Input	Voltage					2.0			Volt		
VIL	Low-Level Input \	Voltage							8.0	Volt		
VIK	Input Clamp Volt	age		VCC = MIN.,	lլ = -18m/	\			-1.2	Vol		
	Hysteresis (VT+ -	- V _T _)		VCC = MIN.			0.2	0.4		Vol		
			VCC = MIN.	COM'L,	OH = -1mA	2.7						
V	High-Level Output	• Valean		V _{IL} ≈ 0.8V	IOH = -3	mA	2.4	3.4		Val		
Vон	High-Level Output	t voitage		VCC = MIN.		= -12mA	2.0] 📆		
				V _{IL} = 0.5V	COM'L,	OH = -15mA	2.0			1_		
VOL	Low-Level Outour	utput Voltage		VCC = MIN.	MIL, IOL	= 48mA			0.55	Val		
VOL.	Cow-Cever Output	- Voltage		V _{IL} = 0.8V	COM'L,	OL = 64mA			0.55	Vol		
Гогн	Off-State Output (V _O = 2.4	'S240, 'S241, V 'S244			50			
	High-Level Voltag	e Applied		V _{CC} = MAX.	1	'S242, 'S243			100	4		
lozt	Off-State Output	•		V _{IL} ≈ 0.8V	1	1	Vo = 0.5	'S240, 'S241, V 'S244			-50	μΑ
	Low-Lever Voltage	Level Voltage Applied		'S242, 'S243			-500					
t _i	Input Current at M Input Voltage	Input Current at Maximum Input Voltage		V _{CC} = MAX.,	V _I = 5.5V				1.0	mA		
Ιн	High-Level Input (Current, Any Input	-	VCC = MAX.,	V _{IH} = 2.7	/			50	μА		
412	Low-Level Input (2444000	Any A	V _{CC} = MAX., V _{IL} = 0.5V				-400	μΑ			
יונ	Cove Cever Input C	Jament	Any G					-2.0	m/			
los	Short-Circuit Outp	out Current (Note 3)			-50		-225	m/			
			All Outputs			MIL		80	123			
			HIGH			COM, r		80	135	1		
1		Am54S/74S240	All Outputs	V _{CC} = MAX.		MIL		100	145	m,		
I _{CC} Supply Current		Am54S/74S242	LOW	Outputs open		COM'L		100	150	l ''''		
			Outputs at Hi-Z]		MIL		100	145	1		
	Supply Current		Outputs at HFZ		Γ	COM'L		100	150	1		
		All Outputs			MIL		95	147				
		HIGH	HIGH		Γ	COM, F		95	160	1		
ĺ		Am54S/74S241	All Outputs	VCC = MAX.	Γ	MIL		120	170	m/		
		Am54S/74S243 Am54S/74S244	LOW	Outputs open	F	COM, F		120	180	m/		
J				1	Ī	MIL		120	170	1		
1			Outputs at Hi-Z	1	ľ	COM'L		120	180	1		

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under recommended operating conditions.


2. All typical values are $V_{CC} = 5.0 \text{V}$, $T_A = 25^{\circ} \text{ C}$.

3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


SWITCHING CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C)

J, O	ACC CITATION TO TACC	3V, 1A 23 G	Am54S/74S240/242			Am54S/74S241/243/244			4
Parameter	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
tPLH	Propagation Delay Time, Low-to-High-Level Output			4.5	7.0		6.0	9.0	ns
tPHL.	Propagation Delay Time, High-to-Low-Level Output	C _L = 50pF, R _L = 90Ω (Note 3)		4.5	7.0		6.0	9.0	ns
t _{ZL}	Output Enable Time to Low Level			10	15	 	10	15	ns
tZH	Output Enable Time to High Level	Ţ		6.5	10		8.0	12	ns
tLZ	Output Disable Time from Low Level	C ₁ = 5.0pF, R ₁ = 90Ω (Note 3)		10	15	1	10	15	ns
tHZ	Output Disable Time from High Level	CL = 5.0pr, NL = 5011 (NOTE 3)		6.0	9.0	1	6.0	9.0	ns

LOAD CIRCUIT FOR THREE-STATE OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS



LIC-487

LIC-486

- Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - 3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily. PRR ≤ 1.0MHz, Z_{OUT} ≈ 50Ω and $t_r \le 2.5$ ns, $t_1 \le 2.5$ ns.

FUNCTION TABLES

Am54S/74S242

INPUTS			OUTPUTS
1G	2G	Α	Υ
н	L	×	Z
L	н	L	н
L	н	н	L

Am54S/74S240

INP	UTS	OUTPUT
G	Α	Y
Н	х	z
ᆫ	н	L
L	L	н

Am54S/74S241 Am54S/74S243


11	NPUT	OUTPUTS	
1G	2G	Α	Y
н	L	×	z
L	н	н	н
L _	н	L	L_

Am54S/74S244

INP	UTS	OUTPUT
G	Α	
н	х	z
L	н	н
L	L	L

APPLICATIONS


Am54S/74S241'S USED AS REPEATER/LEVEL RESTORER






LIC-468

'S240 USED AS SYSTEM AND/OR MEMORY BUS DRIVER -4-BIT ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD




APPLICATIONS (Cont.)

INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS IN A SINGLE PACKAGE



PARTY-LINE BUS SYSTEM WITH MULTIPLE INPUTS, OUTPUTS, AND RECEIVERS




LIC-471

Metallization and Pad Layouts


Am54S/74S240 Am54S/74S241 Am54S/74S244

LIC-470



DIE SIZE 0.077" X 0.124"

Am54S/74S242 Am54S/74S243



DIE SIZE 0.077" X 0.124"

Am55/75107B • Am55/75108B

Dual Line Receivers

Distinctive Characteristics

- Input sensitivity 3mV typical
- Common mode range of ±3V
- Common mode range of more than ±15V using external attenuator
- TTL compatible output

- High common mode rejection ratio
- Blocking diodes provide high input impedance
- Strobe and gate inputs for flexibility
- 100% reliability assurance testing in compliance with MIL-STD-883

FUNCTIONAL DESCRIPTION


The Am55/75107B and Am55/75108B are high speed dual line receivers designed for use as data receivers in balanced, unbalanced or party-line transmission systems. The two line receivers in each package share the common voltage and ground busses. The Am55/75107B has a standard active pull-up totempole output while the Am55/75108B has an open collector output for bus organized systems.

Each receiver has a high impedance differential input for minimum transmission line loading. The differential inputs of the Am55/75107B and Am55/75108B are designed to detect input signals of 25mV or greater and provide TTL compatible outputs.

All devices contain blocking diodes in the input differential transistor pair collectors to provide high input impedance in the power-off condition. The SN55/75107A and SN55/75108A are identical devices except for these input protection diodes.

Each receiver has a separate gate input, G. When the gate is LOW, the output is HIGH regardless of the other inputs. The device also has a common strobe, S, which can be used to gate both receivers simultaneously. When the strobe is LOW, the output is HIGH regardless of the other inputs.

Note: Output HIGH on the Am55/75108B is high impedance condition.



VCC_ = Pin 13 VCC+ = Pin 14 GND = Pin 7

LOGIC SYMBOL

2. RI = $1k\Omega$ for Am55/751078 and 750 Ω for Am55/751088

ORDERING INFORMATION

3. D1 and D2 are the input protection diodes.

Package

Type Molded DIP Hermetic DIP

Dice Hermetic DIP

Dice

ONDERING IN	CHINATION	
	Am55/	Am55/
	75107B	75108B
Temperature	Order	Order
Range	Number	Number
0°C to +70°C	SN75107BN	SN75108BN
0°C to +70°C	SN75107BJ	SN75108BJ
0°C to +70°C	AM75107BX	AM75108BX
-55°C to +125°C	SN55107BJ	SN55108BJ
-55°C to +125°C	AM55107BX	AM55107BX

CONNECTION DIAGRAM Top View □ vcc+ □ 2A 16 10

LIC-472

Note: Pin 1 is marked for orientation. NC = No connection.

LIC-474

MAXIMUM RATINGS (Above which the useful life may be impaired).

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Positive Supply Voltage V _{CC+} to Ground Potential Continuous	+7.0V
Negative Supply Voltage V _{CC} to Ground Potential Continuous	-7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC+} max.
DC Input Voltage — Strobe	-0.5V to +5.5V
Differential Input Voltage	±6.0V
Common Mode Input Voltage (with Respect to GND Terminal)	±5.0V
Any Differential Input to Ground	-5.0V to +3.0V

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The Following Conditions Apply Unless Otherwise Noted:

Am75107B, Am75108B (COM'L) Am55107B, Am55108B (MIL)

TA = 0°C to 70°C TA = -55°C to +125°C V_{CC+} = 5.0 V ± 5% V_{CC+} = 5.0 V ± 10% V_{CC}- = -5.0 V ± 5% (COM*L) V_{CC}_ = -5.0 V ± 5% (MIL)

Test Conditions Typ. **Parameters** Description Min. Max. Units (Note 2) (Notes 1, 4, & 5) V_{CC+} = MIN., V_{CC−} = MIN. **Output HIGH Voltage** VOH 2.4 Valts IOH = -400µA, VIC = -3V to 3V (Am55/75107B Only) V_{CC+} = MIN., V_{CC-} = MIN. I_{OL} = 16mA, V_{IC} = -3V to 3V **Output LOW Voltage** VOL Volts Strobe or gate input VIH See Test Table 20 Volts HIGH Voltage Strobe or Gate Input VIL See Test Table 8.0 Volts LOW Voltage Differential Input Voltage VIDH See Test Table 0.025 5.0 Volts for Output HIGH Differential Input Voltage VIDL See Test Table -5.0 ~0.025 Volts for Output LOW V_{CC+} = MAX., V_{CC} = MAX. V_{ID} = 0.5V, V_{IC} = -3V to 3V Input HIGH Current ΉН 30 75 μА into 1A or 2A VCC+ = MAX., VCC- = MAX. VID = -2V, VIC = -3V to 3V Input LOW Current 11L -10 μΑ into 1A or 2A VCC+ " MAX., VCC- " MAX. S 80 ЧН Input HIGH Current μА VIH = 2.4V 40 V_{CC+} = MAX., V_{CC}- = MAX. V_{IH} = V_{CC+} MAX. S 2 4 Input HIGH Current mΑ Ğ 1 VCC+ " MAX., VCC- " MAX. S -3.2 կլ Input LOW Current mΑ VIL - 0.4V G -1.6 HIGH Level Output VCC+ = MIN., VCC- = MIN. Leakage (Am55/75108B IOH 250 μА VOH = VCC+ MAX. Only) **Output Short Circuit** Current (Note 3) Isc VCC+ = MAX., VCC_ = MAX. -18 ~70 mΑ (Am55/75107B Only) V_{CC+} = MAX., V_{CC-} = MAX. V_{ID} = 25mV, T_A = 25°C Positive Power Supply ICCH+ 30 mΑ Current V_{CC+} = MAX., V_{CC-} = MAX. V_{ID} = 25mV, T_A = 25°C Negative Power ICCH-**_8 4** -15 mΑ Supply Current V_{CC+} = MIN., V_{CC-} = MIN. I_{IN} = -12mA, T_A = 25°C Input Clamp Voltage, ٧ı -1 -1.5Volts S or G

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC+} = 5.0V, V_{CC-} = -5.0V, T_A = 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. VIC = common mode voltage with respect to GND terminal.

VID = differential voltage (VA - VB).


Parameters Description		Test Conditions	Min.	Тур.	Max.	Units
Am55/75107B	Only					
\$PLH	A and B to Output			17	25	ns
tPHL .	A and B to Output	R ₁ = 390Ω		17	25	ns
tPLH	G or S to Output	C ₁ = 50 pF		10	15	ns
\$PHL	G or S to Output			8	15	ns

Am65/75108B Only

tPLH	A and B to Output	-	 19	25	ns
t PHL	A and B to Output	R _L = 390 Ω	 19	25	ns
tPLH_	G or S to Output	 C_ = 15 pF	 13	20	ns
tPHL the temperature of the temp	G or S to Output	_	13	20	ns


AC PARAMETER MEASUREMENT INFORMATION

TEST CIRCUIT



LIC-475

VOLTAGE WAVEFORMS





Notes: 1. The pulse generators have the following characteristics: $Z_{out} = 60 \Omega$, $t_r = t_f = 10 \pm 5$ ns, $t_{p1} = 500$ ns, PRR = 1 MHz, $t_{p2} = 1$ ms, PRR = 500 kHz.

- Strobe input pulse is applied to Strobe 1G when inputs 1A 1B are being tested, to Strobe S when inputs 1A 1B or 2A - 2B are being tested, and to Strobe 2G when inputs 2A - 2B are being tested.
- 3. C_L includes probe and jig capacitance.

PERFORMANCE CURVES

High-Logic-Level Supply Current






Am55108B, Am75108B

Propagation Delay Time

Low-to-High Level

Differential Inputs



Am55108B, Am75108B


Propagation Delay Time


High-to-Low Level


Differential Inputs


Am55107B, Am75107B

Propagation Delay Time










Am55107B, Am75107B



Am55108B, Am75108B

Propagation Delay Time

Strobe Inputs

Note: Use 0°C to +70°C temperature range only for commercial (Am75 Series) devices.

Am55/75107B/108B

FUNCTION TABLE

Differential	In	puts	Output
Input Voltage	Gate	Strobe	Y
$V_{ID} = V_A - V_B$	G	S	
V _{ID} > +25mV	×	x	н
-25mV < V _{ID} < +25mV	Н	н	7
V _{1D} < −25mV	Н	н	L
Х	L	×	н
×	×	L	н

H = HIGH

L = LOW

X = Don't Care

? = Don't Know

DEFINITION OF FUNCTIONAL TERMS

1A, 2A The non-inverting input of the line receivers.

1B, 2B The inverting input of the line receivers.

1Y, 2Y The output of each line receiver.

1G, 2G The gate input of each line receiver. A LOW on the gate input forces the output HIGH.

The strobe input that is common to both line receivers. A LOW on the strobe forces both (1Y and 2Y) outputs HIGH.

V_{IC} Input Common Mode voltage with respect to ground terminal.

VID Differential Input voltage (VA - VB).

DEFINITION OF SWITCHING TERMS

(All switching times are measured at the 1.5V logic level unless otherwise noted.)

tpLH The propagation delay time from an input change to an output LOW-to-HIGH transition.

tpHL The propagation delay time from an input change to an output HIGH-to-LOW transition.

t_r Rise time. The time required for a signal to change from 10% to 90% of its measured values.

t_f Fall time. The time required for a signal to change from 90% to 10% of its measured values.

DC TEST TABLE

Parameter	1A	2A	1B 2B	VIC (Common Mode)	V _{ID} (Differen- tial)	1Y 2Y	1G	2G	S	Note
VIDH			_	-3V to 3V	Test	-400μA (Note 2)	-	-5∨	+5V	1
VIDL	T .		_	-3V to 3V	Test	16mA	- 1	5V	+5V	1
IIH @ A	·	-		-3V to 3V	+0.5V	Open	C	pen	Open	1
IIL @ A				-3V to 3V	-2V	Open	0	pen	Open	1
VOL @ Y		-		-3∨ to 3∨	−25mV	16mA		ViH	VIH	1
VOH @.Y	-	-		-3∨ to 3∨	+25mV	–400μA		VIH	VIH	1 & 2
VOH®Y	-	-	-	-3∨ to 3∨	−25mV	−400µA		VIL	VIH	1 & 2
VDH @ Y		-	_	-3V to 3V	-25mV	-400µA	•	VIH	VIL	1 & 2
IOH ® Y				-3V to 3V	+25mV	VCC+MAX.		VIH	VIH	1 & 3
IOH @ Y		=	-	-3V to 3V	-25mV	VCC+MAX.		VIL	VIH	1 & 3
IOH @ Y	1	_		-3V to 3V	-25mV	V _{CC} +MAX.		VIH	VIL	1 & 3
I _{IH} @ 1G	+25mV	GND	GND	-	-	Open	ViH	GND	GND	-
I _{IH} @ 2G	GND	+25mV	GND	_		Open	GND	VIH	GND	
I _{IH} @S	+25mV	+25mV	GND	-		Open	GND	GND	ViH	-
I _I L@1G	-25mV	GND	GND	-	_	Open	VIL	GND	4.5V	
I _I L @ 2G	GND	-25mV	GND			Open	GND	VIL	4.5V	
IIL @ S	-25mV	-25mV	GND	-		Open	4.5V	4.5V	VIL	
IOS ® Y	+2	5mV	GND		_	GND	G	ND	GND	
Icc+	+2	5mV	GND		<u> </u>	Open		-5V	+5V	
1cc-	+2	5mV	GND		-	Open	1	5V	+5V	


Notes: 1. When testing one channel, the inputs of the other channels are grounded.

2. Am55/75107B only.

3. Am55/75108B only.

APPLICATIONS


BUS-ORGANIZED SYSTEM



LIC-478


Metallization and Pad Layouts

Am55/75107B



DIE SIZE: 0.049" X 0.056"

Am55/75108B



DIE SIZE: 0.049" X 0.056"

Am55/75109 • Am55/75110

Dual Line Drivers

Distinctive Characteristics

- Input is TTL compatible.
- ◆ High common-mode output range of -3V to +10V.
- Separate and common output inhibits.

- Open-collector differential outputs for bus-organized systems.
- 100% reliability assurance testing in compliance with MIL-STD-883.


FUNCTIONAL DESCRIPTION

The Am55/75109 and Am55/75110 are dual line drivers characterized for applications in balanced, unbalanced, and party-line systems. The drivers provide a constant current output that is switched to either of the two differential output terminals under the control of the A and B inputs. When A and B are HIGH, the Y output is HIGH and Z output is LOW


These drivers feature a separate inhibit input, C, that is used to switch off the constant current output. This leaves the driver differential output in the high impedance state for use in bus organized systems. A LOW on the C input


forces the driver to the OFF state by switching off the current source of the differential output transistor pair. Likewise, the two drivers have a common inhibit input, D, that forces both drivers to the OFF state. A LOW on the D inputs turns off the output current sources of both drivers such that both differential outputs are in the high impedance state.

The driver outputs have a common mode voltage range of -3V to +10V. The Am55/75109 output current is typically 6mA while the Am55/75110 output current is typically 12mA.



Package Type	Temperature Range	Am55/75109 Order Number	Am55/75110 Order Number
Molded DIP	0°C to +70°C	SN75109N	SN75110N
Hermetic DIP	0°C to +70°C	SN75109J	SN75110J
Dice	0°C to +70°C	AM75109X	AM75110X
Hermetic DIP	-55° C to +125° C	SN55109J	SN55110J
Dice	-55°C to +125°C	AM55109X	AM55110X





MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{CC+} Supply Voltage to Ground Potential	+7V
V _{CC} _ Supply Voltage to Ground Potential	_7V
Common Mode DC Voltage Applied to Outputs	-5V to +12V
DC Input Voltage	-0.5V to +V _{CC+} max.
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The Following Conditions Apply Unless Otherwise Noted:

Am75109, Am75110 VCC+ MIN. = 4.75V VCC+ N

Am55109, Am55110 VCC+ MIN. = 4.5V

V_{CC+} MAX. = 5.25V, V_{CC+} MAX. = 5.5V,

V_{CC}- MIN. = -4.75V V_{CC}- MIN. = -4.5V V_{CC}- MAX. = -5.25V; T_A = 0°C to +70°C V_{CC}- MAX. = -5.5V; T_A = -55°C to +125°C

Parameters Description Test Conditions (Note 1) Min. (Note 2) Max. Units Guaranteed input logical HIGH V_{1H} Input HIGH Level 20 55 Valte voltage for all inputs Guaranteed input logical LOW VII Input LOW Level o 8.0 Volts voltage for all inputs A, B -3 VCC+ = MAX., VIN = 0.4 V ΗL Input Low Current C -1.6 mΑ (Note 3) Am55/75109 VCC- " MAX. n -3 Input LOW Current 11L VCC+ = MAX., VIN = 0.4 V A. B. C -3 mΑ VCC- = MAX. (Note 3) Am55/75110 D -6 VCC+ = MAX., VIN = 2.4 V A. B. C ΔN Ιн μА Input HIGH Current 0 (Note 3) VCC- " MAX. 80 V_{CC+} = MAX., V_{IN} = MAX. A, B, C 1 l_i Input HIGH Current mΑ VCC- = MAX. D 2 VCC+ " MAX. 109 7 In(on) **Output Current On-State** mΑ V_{CC}_ = MAX. 110 15 V_{CC+} = MIN. 109 3.5 IO(on) Output Current On-State mΑ VCC- = MAX. 110 6.5 V_{CC+} = MIN. IO(off) **Output Current Off-State** 100 μА VCC- = MIN. Positive Supply Current: A and B = 0.4V 109 18 30 ICC+(on) mΑ **Driver Enabled** C and D = 2.0V 110 35 23 Negative Supply Current; 109 A and B = 0.4V -18 -30 ICC_(on) mΑ Driver Enabled C and D = 2.0V 110 -50 -34 Positive Supply Current; 109 18 Icc+(off) All Inputs = 0.4V mA **Driver Disabled** 110 21 Negative Supply Current: 109 -10 ICC_(off) All Inputs = 0.4V mΑ **Driver Disabled** 110 -17

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at $V_{CC+} = 5.0 \text{ V}$, $V_{CC-} = -5.0 \text{ V}$, $T_A = 25^{\circ} \text{ C}$ ambient and maximum loading.

3. Actual input currents = Unit Load Current X Input Load Factor (See Loading Rules).

Switching Characteristics (TA = +25°C)

Parameters	Dascription	Test Conditions	Min.	Тур.	Max.	Units
_tPLH	A or B to Y or Z			9	15	ns
tPHL	A or B to Y or Z	V _{CC+} = 5.0 V, V _{CC-} = -5.0 V,		9	15	ns
tPLH	C or D to Y or Z	R _L = 50Ω, C _L = 40 pF		16	25	ns
tPHL	C or D to Y or Z	_		13	25	ns

FUNCTION TABLE

LOGIC	INPUTS	INHIBIT	OUTPUTS		
Α	В	С	D	Y	Z
×	x	L	х	OFF	OFF
×	×	×	L	OFF	OFF
L	×	н	н	ON	OFF
x	<u> </u> L	н	н	ON	OFF
н	н	н	н	OFF	ON

H = HIGH L = LOW

ON = IO(on) Current OFF = IO(off) Current

X = Don't Care


LOADING RULES (In Unit Loads)


			put Load	Fan-out		
Input/Output	Pin No.'s	Am55/	Am55/ 75110	Output HIGH	Output LOW	
1A	1	1-7/8	1-7/8		_	
1B	2	1-7/8	1-7/8			
1C	3	1	1-7/8	_	_	
2C	4	1	1-7/8			
2A	5	1-7/8	1-7/8			
2B	6	1-7/8	1-7/8			
GND	7					
2Y	8	_		/ D	iff \	
	9				tput) —	
D	10	1-7/8	3-3/4		_	
V _{CC} _	11		_		_	
1Z	12	_		/ D	iff \	
1Y	13	_	_	Out	put) —	
V _{CC+}	14		_	_	-	

A TTL Unit Load is defined as 40 μ A measured at 2.4 V HIGH and ~1.6mA measured at 0.4 V LOW.


PERFORMANCE CURVES

(Typical)







Am55110, Am75110
Output Current
Versus
Logic Input Voltage




Am55109, Am75109 Supply Current With Driver Enabled Versus Ambient Temperature




Am55110, Am75110 Supply Current With Driver Enabled VersusAmbient Temperature



Propagation Delay Time Logic Inputs Versus



Propagation Delay Time Inhibit Inputs Versus





Note: For Am75 Series use 0°C to +70°C temperature range only.

DC TEST TABLE

			OUTPUTS			
Parameter	<u>A</u>	В	С	D .	ΥΥ	Z
VIH	Test	Open	VIH	ViH	OFF	ON
VIH	Open	Test	ViH	ViH	OFF	ON
VIL	Test	Vcc+	VIH	VIН	ON	OFF
VIL	V _{CC+}	Test	VIH	VIH	ON	OFF
^I IH	Test	GND	VIH	VIH	GND	GND
¹IH	GND	Test	VIH	VIH	GND	GND
l _{IL}	Test	4.5 V	VIH	VIH	GND	GND
111	4.5 V	Test	VIH	VIH	GND	GND
VIH	VIH	ViH	Test	Open	OFF	ON
ViH	VIH	VIH	Open	Test	OFF	ON
VIH	VIL	VIL	Test	Open	ON	OFF
VIH	VIL	VIL	Open	Test	ON	OFF
VIL	VIH	VIH	Test	Open	OFF	OFF
VIL	VIH	V _{IH}	Open	Test	ÒFF	OFF
VIL	VIL	VIL	Test	V _{CC+}	OFF	OFF
VIL	VIL	VIL	V _{CC+}	Test	OFF	OFF
1н	GND	GND	Test	GND	GND	GND
I _{IH}	GND	GND	GND	Test	GND	GND
111	GND	GND	Test	4.5 V	GND	GND
I _{IL}	GND	GND	4.5 V	Test	GND	GND
IO(on)	VIL	VIL	VIH	VIH	Test	Note 1
IO(on)	VIL	VIH	VIH	VIH	Test	Note 1
IO(on)	VIH	VIL	VIH	VIH	Test	Note 1
lO(on)	VIH	VIH	V _{IH}	VIH	Note 1	Test
IO(off)	VIH	VIH	VIH	VIH	Test	Note 1
IO(off)	VIL	VIL	VIH	VIH	Note 1	Test
IO(off)	VIL	VIH	VIH	VIH	Note 1	Test
¹ O(off)	VIH	VIL	VIH	VIH	Note 1	Test
IO(off)	X	x	VIL	VIL	Test	Test
IO(off)	x	×	VIL	VIH	Test	Test
(O(off)	x	×	VIH	VIL	Test	Test
ICC+(on)	VIL	VIL	V _{IH}	VIH	GND	GND
ICC-(on)	VIL	VIL	VIH	VIH	GND	GND
¹ CC+(off)	VIL	VIL	VIL	VIL	GND	GND
ICC-(off)	VIL	VIL	VIL	VIL	GND	GND

X = Don't Care; Note 1: Output not under test must have a low impedance,($<50\Omega$) termination to GND.





- Notes: 1. The pulse generators have the following characteristics: $Z_{out} = 50 \Omega$, $t_r = t_f = 10 \pm 5 ns$; $t_{pw1} = 500 ns$, PRR = 1 MHz; $t_{pw2} = 1 \mu s$, PRR = 500kHz.
 - 2. C_L includes probe and Jig capacitance.
 - 3. For simplicity, only one channel and the inhibitor connections are shown.

LIC-484

UNIT LOAD DEFINITIONS

	HI	GH	LOW		
SERIES	Current	Measure Voltage	Current	Measure Voltage	
		<u>-</u>		<u>_</u>	
Am25/26/2700	40μA	2.4 V	-1.6mA	0.4 V	
Am25S/26S/27S	50μA	2.7 V	-2.0mA	0.5 V	
Am25L/26L/27L	20μA	2.4 V	-0.4mA	0.3V	
Am25LS/26LS/27LS	20μΑ	2.7 V	-0.36 mA	0.4 V	
Am54/74	40μΑ	2.4 V	-1.6mA	0.4 V	
54H/74H	50μA	2.4 V	-2.0mA	0.4 V	
Am54S/74S	50μA	2.7 V	-2.0mA	0.5 V	
54L/74L (Note 1)	20μΑ	2.4 V	-0.8mA	0.4 V	
54L/74L (Note 1)	10µА	2.4 V	-0.18mA	0.3V	
Am54LS/74LS	20μΑ	2.7 V	-0.36mA	0.4 V	
Am9300	40µA	2.4 V	-1.6mA	0.4 V	
Am93L00	20μΑ	2,4 V	-0.4mA	0,3V	
Am93S00	50μA	2.7 V	-2.0mA	0.5 V	
Am75/85	40μΑ	2.4 V	-1.6mA	0.4 V	
Am8200	40µA	4,5 V	-1.6mA	0.4 V	

Note: 1. 54L/74L has two different types of standard inputs.

DEFINITION OF FUNCTIONAL TERMS


1A, 2A, 1B, 2B The TTL data inputs to each driver.

1C, 2C The TTL inhibit inputs to each driver. A LOW input forces both outputs to the off-state.

D The common TTL inhibit input to both drivers. A LOW input forces all four outputs to the off-state.


1Y, 2Y, 1Z, 2Z The differential output of each driver.

APPLICATIONS



LIC-485


Am55/75109 or Am55/75110 in a unbalanced or single-ended connection.




LIC-486

Two line drivers connected in parallel for higher current.

Metailization and Pad Layouts



DIE SIZE 0.056" X 0.056"



DIE SIZE 0.056" X 0.056"

Am71/81LS95 • Am71/81LS96 Am71/81LS97 • Am71/81LS98

Three-State Octal Buffers


DISTINCTIVE CHARACTERISTICS

- · Three-state outputs drive bus line directly
- Typical propagation delay
 Am71/81LS95, Am71/81LS97
 Am71/81LS96, Am71/81LS98
 10ns
- Typical power dissipation
 Am71/81LS95, Am71/81LS97
 Am71/81LS96, Am71/81LS98
 65mW
- · PNP inputs reduce DC loading on bus lines
- Am71/81LS96 and Am71/81LS98 are inverting;
 Am71/81LS95 and Am71/81LS97 are non-inverting
- 20-pin hermetic and molded DIP packages
- 100% product assurance testing to MIL-STD-883 requirements

GENERAL DESCRIPTION

The Am71/81LS95, Am71/81LS96, Am71/81LS97 and Am71/81LS98 are octal buffers fabricated using Advanced Low-Power Schottky technology. The 20-pin package provides improved printed circuit board density for use in memory address and clock driver applications.

The Am71/81LS95 and Am71/81LS97 present true data at the outputs, while the Am71/81LS96 and Am71/81LS98 are inverting. The Am71/81LS95 and Am71/81LS96 have a common enable for all eight buffers with access through a 2-input NOR gate. The Am71/81LS97 and Am71/81LS98 octal buffers have four buffers enabled from one common line, and the other four buffers enabled from another common line. In all cases the outputs are placed in the three-state condition by applying a high logic level to the enable pins. All parts feature low current PNP inputs.



MAXIMUM RATINGS above which the useful life may be impaired

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +7.0V
DC Output Current	150mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L MIL

Am71/81LS95 Am71/81LS96 Am71/81LS97 Am71/81LS98

Twn

DC CHARACTERISTICS OVER OPERATING RANGE

								тур.		
arameters	Descrip	tion		Test (Conditions	,	Min.	(Note 1)	Max.	Units
VIH	High Level Input V	oltage					2			Volts
VIL	Low Level Input Vo	oltage							0.8	Volts
V _I	Input Clamp Voltag	je	V _{CC} = Min., I	= -18mA					-1.5	Volts
		O	MIL	•					-1.0	
он	High Level Output	Current	COM'L						-2.6	mA
			V _{CC} = Min., \	/ = 2 N/	COMIL	I _{OH} = -5.0mA	2.4			
VOH High Level Output Voltage	Voltage	$V_{II} = 0.8V$	/IH - 5:04	CONTE	I _{OH} = -2.6mA	2.7			Volts	
			1,2		MIL, IOH	= -1.0mA	2.5			
la.	Low Level Output Current		COMIL				16	mA		
OL		Sunen	MIL	MIL					8	ША
VOL	Low Level Output	Voltage		V _{CC} = Min., V _{IH} = 2.0V		COM'L, I _{OL} = 16mA			0.5	٧
VOL.		vonago	V _{IL} = 0.8V		MIL, I _{OL} = 8.0mA				0.4	
lo(OFF)	Off-State (High-Imp		V _{CC} = Max.,	V _{IH} =2.0V	$V_O = 0.4V$				-20	μА
O(OFF)	State) Output Curr	ent	V _{IL} = 0.8V		$V_0 = 2.4$	4V			20	
I ₁	Input Current at Ma Input Voltage	aximum	V _{CC} = Max.,	V _I = 7.0V					0.1	mA
ŀн	High Level Input C	urrent	V _{CC} = Max.,	V ₁ = 2.7V					20	μА
	Low Level	A Input		Both G Inpu	ıts at 2.0V	V ₁ = 0.5V	İ		-50	μΑ
1 _{IL}	Input Current	·	V _{CC} = Max.	Both G Inpu	ıts at 0.4V	V ₁ = 0.4V	1		-0.36	mA
	G Input			V ₁ = 0.4V			-0.36			
los	Short Circuit Outpu	t Current	V _{CC} = Max. (CC = Max. (Note 2)		-30	-60	-130	mA	
100	Supply Current	<u> </u>	V _{CC} = Max.	Am71/81L	.S95, Am71/	81LS97		16	26	mA
lcc	Cappiy Cuiteill		VCC = Max. Am71/81LS96, Am71/81LS98			13	21	mA		


Notes: 1. All typical values are at $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$. 2. Not more than output should be shorted at a time, and duration of the short circuit should not exceed one second.


SWITCHING CHARACTERISTICS V _{CC} = 5.0V, T _A = 25°C		Am71/81LS95 Am71/81LS97		Am71/81LS96 Am71/81LS98					
Paramete	rs Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
^t PLH	Propagation Delay Time, Low-to-High Level Output			11	16		6	10	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	$C_L = 15 pF$, $R_L = 2k\Omega$		15	22		13	17	ns
tzH	Output Enable Time to High Level			16	25		17	27	ns
tzL	Output Enable Time to Low Level			13	20		16	25	ns
tHZ	Output Disable Time from HIGH Level	0 5-5-0 00	1	13	20	<u> </u>	13	20	
tLZ	Output Disable Time from Low Level	$C_L = 5pF, R_L = 2k\Omega$		19	27		18	27	ns

SWITCHING CHARACTERISTICS TEST CONDITIONS

LOAD CIRCUIT FOR THREE-STATE OUTPUTS

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS






LIC-495

- Notes: 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - 3. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
 - 4. Pulse generator characteristics: PRR < 1MHz, $Z_{OUT} \approx 50\Omega$, $t_r < 15$ ns, $t_f < 6$ ns.
 - 5. When measuring tplH and tpHL, switches S1 and S2 are closed.

APPLICATIONS


Am71/81LS96 USED AS SYSTEM AND/OR MEMORY BUS DRIVER



LIC-497

LIC-496

INDEPENDENT 4-BIT BUS DRIVERS/RECEIVERS IN A SINGLE PACKAGE



ORDERING INFORMATION

Package		Temperature	Order Number						
	Туре	Range	Am71/81LS95	Am71/81LS96	Am71/81LS97	Am71/81LS98			
	Molded DIP	0°C to +70°C	DM81LS95N	DM81LS96N	DM81LS97N	DM81LS98N			
	Hermetic DIP	0°C to +70°C	DM81LS95J	DM81LS96J	DM81LS97J	DM81LS98J			
	Hermetic DIP	-55°C to +125°C	DM71LS95J	DM71LS96J	DM71LS97J	DM71LS98J			
	Dice	0°C to +70°C	AM81LS95X	AM81LS96X	AM81LS97X	AMB1LS98X			

Am73/8303B

Octal Three-State Inverting Bidirectional Transceiver

DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- Three-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- V_{CC}-1.15V V_{OH} interfaces with TTL, MOS, and CMOS
- · 48mA, 300pF bus drive capability
- Transmit/Receive and Chip Disable simplify control logic
- 20 pin ceramic and molded DIP package
- Low power 8mA per bidirectional bit
- Advanced Schottky processing
- Bus port stays in hi-impedance state during power up/down
- 100% product assurance screening to MIL-STD-883 requirements


GENERAL DESCRIPTION

The Am73/8303Bs are 8-bit three-state Schottky inverting transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 16mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a three-state condition.


The output high voltage (V $_{\rm OH}$) is specified at V $_{\rm CC}$ -1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.

LOGIC DIAGRAM



LIC-499


CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LIC-500

LOGIC SYMBOL



 $V_{CC} = Pin 20$ GND = Pin 10

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Supply Voltage	7.0V
Input Voltage	5.5V
Output Voltage	5.5V
Lead Temperature (Soldering, 10 seconds)	300°C

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:

Am7303B Am8303B $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ V_{CC}MIN = 4.5V V_{CC}MIN = 4.75V $V_{CC}MAX = 5.5V$ $V_{CC}MAX = 5.25V$

DC ELECTRICAL CHARACTERISTICS over operating temperature range

arameters	Description		Cond		Min.	Typ. (Note 1)	Max.	Units
		A PORT (A ₀ -A ₇)				
ViH	Logical "1" Input Voltage	CD = 0.8V, T/R =	2.0V		2.0			Volts
,,	Landard HOW Invest Malhama	1 22 2.077		303B			0.8	Volts
VIL	Logical "0" Input Voltage			303B			0.7	
V	Logical "1" Output Voltage	CD = 0.8V,	IOH	= -0.4mA	V _{CC} -1.15	V _{CC} -0.7		Volts
VOH	Logical 1 Output Voltage	$T/R = 0.8V$ I_{OH}		= -3.0mA	2.7	3.95		10
VOL	Logical "0" Output Voltage	CD = 0.8V, T/R = 0.8V		= 8mA		0.3	0.4	Volts
VOL					0.35	0.50		
los	Output Short Circuit Current	CD = 0.8V, T/R = V _{CC} = MAX., Note		V _O = 0V,	-10	-38	-75	mΑ
Ч н	Logical "1" Input Current	CD = 0.8V, T/R =	2.0V,	V _I = 2.7V		0.1	80	μΑ
կ	Input Current at Maximum Input Voltage	CD = 2.0V, V _{CC} =	MAX.	, VI = VCC MAX.			1	mA
I _{IL}	Logical "0" Input Current	CD = 0.8V, T/R =	2.0V,	V _I = 0.4V		-70	-200	μΑ
V _C	Input Clamp Voltage	CD = 2.0V, I _{IN} =	-12m/			-0.7	-1.5	Volts
1	Output/Input Three-State Current	CD = 2.0V		$V_0 = 0.4V$			-200	μА
10D	Output input Trace-State Current	$V_0 = 4.0V$				80	μπ	
		B PORT ()				
ViH	Logical "1" Input Voltage	$CD = 0.8V, T/\overline{R} =$	V8.0		2.0			Volts
VIL	Logical "0" Input Voltage	CD = 0.8V, T/R =	V8.0	Am8303B Am7303B			0.8	Volts
		Іон = ~		I _{OH} = -0.4mA	V _{CC} -1.15	V _{CC} -0.8		
VOH	Logical "1" Output Voltage	CD = 0.8V, $T/R = 2.0V$ $I_{OH} = -5mA$		IOH = -5mA	2.7	3.9		Volts
				I _{OH} = -10mA	2.4	3.6		<u> </u>
VOL	Logical "0" Output Voltage	CD = 0.8V, T/R =		OL		0.3	0.4	Volts
los	Output Short Circuit Current	CD = 0.8V, T/R = 2.0V, V _O = 0V, V _{CC} = MAX., Note 2		-25	-50	-150	mA	
I _{IH}	Logical "1" Input Current	CD = 0.8V, T/R =	0.8V,	V _I = 2.7V		0.1	80	μΑ
4	Input Current at Maximum Input Voltage	CD = 2.0V, V _{CC} =	MAX.	, VI = VCC MAX.			1	mA
l _{IL}	Logical "0" Input Current	CD = 0.8V, T/R =	0.8V,	V ₁ = 0.4V		-70	-200	μΑ
V _C	Input Clamp Voltage	CD = 2.0V, IIN = -	12m/			-0.7	-1.5	Volts
1	Output/Input Three-State Current	CD = 2.0V V _O = 0.4V				-200	4	
ססי	Companipat Miles-State Cultent	CD = 2.0V		V _O = 4.0V			200	μΑ
		CONTROL INPU	JTS C	D, T/R				
 +	Logical "1" Input Voltage				2.0			Volts
	Logical "0" Input Voltage						0.8	Volts
	Logical "1" Input Current	$V_1 = 2.7V$				0.5	20	μΑ
4	Input Current at Maximum Input Voltage	V _{CC} = MAX., V _I =	Vcc				1.0	mA
հլ <u>.</u>	Logical "0" Input Current	$V_I = 0.4V$		T/R CD		-0.1 -0.25	25 5	mA
ν _c	Input Clamp Voltage	I _{IN} = -12mA			-	-0.8	-1.5	Volts
_		POWER SUPPLY	Y CUF	RENT	L			
	Paras Carata Car	CD = 2.0V, V _{CC} =				60	130	
lcc	Power Supply Current	CD = V _{INA} = 0.4V, T/R = 2V, V _{CC} = MAX.			80	160	mA	

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V, T_A = 25°C)


Parameters	Description A POR	Test Conditions T DATA/MODE SPECIFICATIONS	Min.	Typ. (Note 1)	Max.	Units
						
[†] PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure 1) R_1 = 1k, R_2 = 5k, C_1 = 30pF		8		ns
[†] PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/ \overline{R} = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF		7		ns
t _{PLZA}	Propagation Delay from a Logical "0" to Three-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$		11		ns
[‡] PHZA	Propagation Delay from a Logical "1" to Three-State from CD to A Port	B ₀ to B ₇ = 2.4V, T/\overline{R} = 0.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF		8		ns
t _{PZLA}	Propagation Delay from Three-State to a Logical "0" from CD to A Port	B ₀ to B ₇ = 0.4V, T/R = 0.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 30pF		27	-	ns
\$PZHA	Propagation Delay from Three-State to a Logical "1" from CD to A Port	B ₀ to B ₇ = 2.4V, T/\overline{R} = 0.4V (Figure 3) S ₃ = 0, R ₅ = 5k, C ₄ = 30pF		19		ns
		T DATA/MODE SPECIFICATIONS		L		L
†PDHLB	Propagation Delay to a Logical "0" from	CD = 0.4V, T/R = 2.4V (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$		12		ns
PURLE	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$		7		
[†] PDLHB	Propagation Delay to a Logical "1" from	CD = 0.4V, T/R = 2.4V (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$		10		ns
TUCHE	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$		7		┪ ̄
[†] PLZB	Propagation Delay from a Logical "0" to Three-State from CD to B Port	A ₀ to A ₇ = 0.4V, T/R = 2.4V (Figure 3) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF		13	_	ns
^t PHZB	Propagation Delay from a Logical "1" to Three-State from CD to B Port	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF		8		ns
t _{PZLB}	Propagation Delay from Three-State to	A ₀ to A ₇ = 0.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF		32		ns
7200	a Logical "0" from CD to B Port	$S_3 = 1$, $R_5 = 667\Omega$, $C_4 = 45pF$		16		1
·t _{PZHB}	Propagation Delay from Three-State to a Logical "1" from CD to B Port	A ₀ to A ₇ = 2.4V, T/\overline{R} = 2.4V (Figure 3) S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	26			ns
TPZHB		$S_3 = 0$, $R_5 = 667\Omega$, $C_4 = 45pF$				-
	TRANSMIT	RECEIVE MODE SPECIFICATIONS			L	<u>'</u>
t _{PHZR}	Propagation Delay from a Logical "1" to	CD = 0.4V (Figure 2) S ₁ = 1, R ₄ = 100Ω, C ₃ = 300pF		7		ns
	Three-State from T/R to A Port	S ₂ = 0, R ₃ = 1k, C ₂ = 15pF CD = 0.4V (Figure 2)				<u> </u>
¹ PLZR	Propagation Delay from a Logical "0" to Three-State from T/R to A Port	$S_1 = 0$, $R_4 = 1k$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 1k$, $C_2 = 15pF$		10		ns
¹ PHZT	Propagation Delay from a Logical "1" to Three-State from T/R to B Port	CD = 0.4V (Figure 2) S ₁ = 0, R ₄ = 1k, C ₃ = 15pF S ₂ = 1, R ₃ = 5k, C ₂ = 30pF		16		ns
^t PLZT	Propagation Delay from a Logical "0" to Three-State from T/R to B Port	CD = 0.4V (Figure 2) S ₁ = 1, R ₄ = 1k, C ₃ = 15pF S ₂ = 0, R ₃ = 1k, C ₂ = 30pF		17		ns
tpRL	Propagation Delay from Transmit Mode to a Logical "0", T/R to A Port	tpal = tphzt + tpDHLA		23		ns
t _{PRH}	Propagation Delay from Transmit Mode to a Logical "1", T/R to A Port	tpRH = tpLZT + tpDLHA		28		ns
^t PTL	Propagation Delay from Receive Mode to a Logical "0", T/R to B Port	t _{PTL} = t _{PHZR} + t _{PDHLB}		23		ns
^t РТН	Propagation Delay from Receive Mode to a Logical "1", T/R to B Port	t _{PTH} = t _{PLZR} + t _{PDLHB}		24		ns

Notes: 1. All typical values given are for V_{CC} = 5.0V and T_A = 25°C.
2. Only one output at a time should be shorted.

FUNCTIONAL TABLE

Inputs	Conditions		
Chip Disable	0	0	1
Transmit/Receive	0	1	Х
A Port	Out	tn	HI-Z
B Port	in	Out	HI-Z

SWITCHING TIME WAVEFORMS AND AC TEST CIRCUITS



Note: C1 includes test fixture capacitance.


LIC-502

10% to 90%

10% to 90%

Figure 1. Propagation Delay from A Port to B Port or from B Port to A Port.


LIC-503



LIC-504

Figure 2. Propagation Delay from T/R to A Port or B Port.


LIC-505



LIC-508

Figure 3. Propagation Delay from CD to A Port or B Port.

Metallization and Pad Layout



DIE SIZE 0.066" x 0.086"

ORDERING INFORMATION

Package Type	Temperature Range	Order Number		
Hermetic DIP	-55°C to +125°C	DP7303BJ		
Hermetic DIP	0°C to +70°C	DP8303BJ		
Molded DIP	0°C to +70°C	DP8303BN		
Dice	0°C to +70°C	AM8303BX		

Am73/8304B

Octal Three-State Bidirectional Transceiver

DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- Three-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- V_{CC}-1.15V V_{OH} interfaces with TTL, MOS, and CMOS
- 48mA, 300pF bus drive capability
- Transmit/Receive and Chip Disable simplify control logic
- 20 pin ceramic and molded DIP package
- Low power 8mA per bidirectional bit
- Advanced Schottky processing
- Bus port stays in hi-impedance state during power up/down
- 100% product assurance screening to MIL-STD-883 requirements


GENERAL DESCRIPTION

The Am73/8304Bs are 8-bit three-state Schottky transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 16mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a three-state condition.

The output high voltage (V_{OH}) is specified at V_{CC}-1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.


LOGIC DIAGRAM



LIC-508

LIC-510


CONNECTION DIAGRAM Top View



LIC-509

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



V_{CC} = Pin 20

GND = Pin 10

Am73/8304B

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	−65°C to +150°C
Supply Voltage	7.0V
Input Voltage	5.5V
Output Voltage	5.5V
Lead Temperature (Soldering, 10 seconds)	300°C

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:

Am7304B 1

 $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$

 $V_{CC}MIN = 4.5V$

V_{CC}MAX = 5.5V

Am8304B $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$

V_{CC}MIN = 4.75V

V_{CC}MAX = 5.25V

DC ELECTRICAL CHARACTERISTICS over operating temperature range

arameters	Description	Test C	onditi	ions	Min.	Typ. (Note 1)	Max.	Units	
		A PORT (A	0-A7)						
V _{IH}	Logical "1" Input Voltage	CD = VIL MAX., T/R			2.0			Volts	
			Am830				0.8	Volts	
V _{IL}	Logical "0" Input Voltage	T/R = 2.0V	Am730	ИВ			0.7	V0/15	
v _{oh}	Logical "1" Output Voltage			-0.4mA	V _{CC} -1.15			Volts	
· OH				-3.0mA	2.7	3.95			
VOL	Logical "0" Output Voltage		OL =			0.35	0.4	Volts	
los	Output Short Circuit Current	CD = V _{IL} MAX., T/R V _{CC} = MAX., Note 2	= 0.8V	04B, I _{OL} = 16mA ', V _O = 0V,	-10	-38	-75	mA	
Чн	Logical "1" Input Current	$CD = V_{1L} MAX., T/R$. V. = 2.7V		0.1	80	μА	
lı lı	Input Current at Maximum Input Voltage	CD = 2.0V, V _{CC} = M				 	1	mA	
hL h	Logical "0" Input Current	CD = V _{II} MAX., T/R				-70	-200	 μΑ	
V _C	Input Clamp Voltage	CD = 2.0V, I _{IN} = -13		1.11 0.11		-0.7	-1.5	Volts	
``	· · - ·			V _O = 0.4V	-		-200		
lop	Output/Input Three-State Current	CD = 2.0V		V _O = 4.0V		1	80	μА	
		B PORT (B	3n-B7)			L			
V _{IH}	Logical "1" Input Voltage	CD = VIL MAX., T/R	<u> </u>		2.0			Volts	
		CD = VIL MAX.,		Am8304B			0.8	Volts	
VIL	Logical "0" Input Voitage	T/R = VIL MAX.	i	Am7304B			0.7		
		15		I _{OH} = -0.4mA	V _{CC} -1.15	Vcc-0.8			
V _{OH}	Logical "1" Output Voltage	CD = V _{II} MAX., T/R =	2.0V		2.7	3.9		Volts	
·"				I _{OH} == -10mA	2.4	3.6			
	4 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	00 V MAY 7/5	001	l _{OL} = 20mA		0.3	0.4	14.10-	
V _{OL}	Logical "0" Output Voltage	CD = V _{IL} MAX., T/R =	2.00	I _{OL} = 48mA		0.4	0.5	Volts	
los	Output Short Circuit Current	CD = V _{IL} MAX., T/R V _{CC} = MAX., Note 2	= 2.0V	7, V _O = 0V,	-25	-50	-150	mA	
I _{IH}	Logical "1" tnput Current	$CD = V_{IL} MAX., T/R$	= V _{IL}	$MAX., V_1 = 2.7V$		0.1	80	ДД	
կ	Input Current at Maximum Input Voltage	CD = 2.0V, V _{CC} = M					1	mA	
կլ	Logical "0" Input Current	CD = V _{IL} MAX., T/R		$MAX., V_{\parallel} = 0.4V$		-70	-200	μΑ	
V _C	Input Clamp Voltage	CD = 2.0V, I _{1N} = -13	2mA			-0.7	-1.5	Volts	
lop	Output/Input Three-State Current	CD = 2.0V		V _O = 0.4V			-200	μA	
-05				V _O = 4.0V			200		
		CONTROL INPU	ITS CI	D, T/R					
VIH	Logical "1" Input Voltage				2.0			Volts	
v _{IL}	Logical "0" Input Voltage			Am8304B Am7304B			0.8	Voits	
	1 - 1 - 1 - 1 - 1 - 1 - 1	V 07V		Am/304B		0.5	20	0	
<u>(iH</u>	Logical "1" Input Current	V ₁ = 2.7V	140			0.5	1.0	μA mA	
<u>lı</u>	Input Current at Maximum Input Voltage	V _{CC} = MAX., V _I = V	CC MA	X. T/R		-0.1	25	IIIA	
կլ	Logical "0" Input Current	V _I = 0.4V		CD		-0.1	25 5	mA	
v _c	input Clamp Voltage	l _{IN} = -12mA				-0.8	-1.5	Volts	
<u>•</u> 6	mpar ciwiip voltago	POWER SUPPLY	/ CUR	RENT	L	<u> </u>			
	· · · · · · · · · · · · · · · · · · ·	CD = 2.0V, V _{CC} = M				60	100	-	
lcc l	Power Supply Current	$CD = V_{INA} = 0.4V, T$				80	130	mA	

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V$, $T_A = 25^{\circ}C$)


Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Unit
	A POR	T DATA/MODE SPECIFICATIONS				
[‡] PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF		14	18	ns
[†] PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure 1) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF		13	18	ns
[†] PLZA	Propagation Delay from a Logical "0" to Three-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$		11	15	ns
^t PHZA	Propagation Delay from a Logical "1" to Three-State from CD to A Port	B_0 to $B_7 = 2.4$ V, $T/\overline{R} = 0.4$ V (Figure 3) $S_3 = 0$, $R_5 = 1$ k, $C_4 = 1$ 5pF		8	15	ns
^t PZLA	Propagation Delay from Three-State to a Logical "0" from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$		27	35	ns
t _{PZHA}	Propagation Delay from Three-State to a Logical "1" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\overline{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$		19	25	ns
•	B POR	T DATA/MODE SPECIFICATIONS				
[†] PDHLB	Propagation Delay to a Logical "0" from	CD = 0.4V, $T/R = 2.4V$ (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$		18	23	ns
ì	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$		11	18	1
[†] PDLHB	Propagation Delay to a Logical "1" from	CD = 0.4V, T/R = 2.4V (Figure 1) R ₁ = 100Ω, R ₂ = 1k, C ₁ = 300pF		16	23	ns
ľ	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$		11	18	1
^t PLZB	Propagation Delay from a Logical "0" to Three-State from CD to B Port	A_0 to $A_7 = 0.4V$, $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$		13	18	ns
^t PHZB	Propagation Delay from a Logical "1" to Three-State from CD to B Port	A_0 to $A_7 = 2.4V$, $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$		8	15	ns
†PZLB	Propagation Delay from Three-State to a Logical "0" from CD to B Port	A_0 to $A_7 = 0.4V$, $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 1$, $R_5 = 100\Omega$, $C_4 = 300$ pF		32	40	ns
1	a Logical O Holli CD to B Folt	S ₃ = 1, R ₅ = 667Ω, C ₄ = 45pF		16	22	1
[†] РZНВ	Propagation Delay from Three-State to	A_0 to $A_7 = 2.4V$, $T/\overline{R} = 2.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 300pF$		26	35	ns
	a Logical "1" from CD to B Port	$S_3 = 0$, $R_5 = 667\Omega$, $C_4 = 45pF$		14	22	1
I	TRANSMI	RECEIVE MODE SPECIFICATIONS		1	 -	<u> </u>
t _{PHZR}	Propagation Delay from a Logical "1" to Three-State from T/R to A Port	CD = 0.4V (Figure 2) S ₁ = 1, R ₄ = 100Ω, C ₃ = 300pF S ₂ = 0, R ₃ = 1k, C ₂ = 15pF		7	12	ns
t _{PLZR}	Propagation Delay from a Logical "0" to Three-State from T/R to A Port	CD = 0.4V (Figure 2) S ₁ = 0, R ₄ = 1k, C ₃ = 300pF		10	14	ns
t _{PHZT}	Propagation Delay from a Logical "1" to Three-State from T/R to B Port	S ₂ = 1, R ₃ = 1k, C ₂ = 15pF CD = 0.4V (Figure 2) S ₁ = 0, R ₄ = 1k, C ₃ = 15pF S ₂ = 1, R ₃ = 5k, C ₂ = 30pF		16	22	ns
[‡] PLZT	Propagation Delay from a Logical "0" to Three-State from T/R to B Port	CD = 0.4V (Figure 2) S ₁ = 1, R ₄ = 1k, C ₃ = 15pF S ₂ = 0, R ₃ = 1k, C ₂ = 30pF		17	22	ns
t _{PRL}	Propagation Delay from Transmit Mode to a Logical "0", T/R to A Port	tpal = tphzt + tpohla		25	40	ns
t _{PRH}	Propagation Delay from Transmit Mode to a Logical "1", T/R to A Port	tpri = tplzt + tpDLHA		30	40	ns
t _{PTL}	Propagation Delay from Receive Mode to a Logical "0", T/R to B Port	t _{PTL} = t _{PHZR} + t _{PDHLB}	-	25	35	ns
РТН	Propagation Delay from Receive Mode to a Logical "1", T/R to B Port	tptH = tplZR + tpDLHB		26	35	ns

Notes: 1. All typical values given are for $V_{CC}=5.0V$ and $T_A=25^{\circ}C$. 2. Only one output at a time should be shorted.

FUNCTIONAL TABLE

Inputs	Conditions			
Chip Disable	0	0	1	
Transmit/Receive	0	1	×	
A Port	Out	ln	HI-Z	
B Port	tn	Out	HI-Z	

SWITCHING TIME WAVEFORMS AND AC TEST CIRCUITS



PULSE GENERATOR DEVICE UNDER TEST C1 A R2

Q V_{CC}


Note: C₁ includes test fixture capacitance.

 $t_r = t_f < 10 \text{ns}$ 10% to 90%

LIC-511

Figure 1. Propagation Delay from A Port to B Port or from B Port to A Port.

LIC-512



 $t_r = t_f < 10$ ns

10% to 90%



APORT O

VCC O

S2-1

R3

DEVICE UNDER TEST

T/R

T/R

C3

S1-1

S2-0

PULSE
GENERATOR

FULSE
GENERATOR


Q Vcc

Note: C2 and C3 include test fixture capacitance.

LIC-513

Figure 2. Propagation Delay from T/R to A Port or B Port.

LIC-514



PORT OUTPUT
INPUT
DEVICE UNDER TEST
CD
R5
S00
S3 = 0

QVœ

Note: C4 includes test fixture capacitance.


Port input is in a fixed logical condition.

t_f = t_f < 10ns 10% to 90%

Figure 3. Propagation Delay from CD to A Port or B Port.

LIC-518

Metallization and Pad Layout



DIE SIZE 0.066" x 0.086"

ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	DP7304BJ
Hermetic DIP	0°C to +70°C	DP8304BJ
Molded DIP	0°C to +70°C	DP8304BN
Dice	0°C to +70°C	AM8304BX

Am78/8820·Am78/8820A

Dual Differential Line Receivers

Distinctive Characteristics:

- Dual differential receiver pin-for-pin equivalent to the National 78/8820 and 78/8820A
- 500mV sensitivity at ±3V common mode
 1V sensitivity at ±15V common mode
- Single 5-volt supply
- Frequency response control, strobe and internal terminating resistor
- 100% reliability assurance testing in compliance with MIL-STD-883


FUNCTIONAL DESCRIPTION

The Am78/8820 and Am78/8820A are dual differential line receivers designed to receive digital data from transmission lines and provide up to 15 volts of common mode rejection with a single 5-volt supply.


The device would normally be used in systems using twisted pair lines for connection, with each receiver having a terminating resistor included. The receivers respond to small differential signals and reject considerable amounts of common mode noise.

Each receiver has a strobe that enables the output and a response control that allows the time constant of the output circuit to be controlled by an external capacitor and give noise rejection of high frequency noise and short logic spikes.

Companion differential line drivers are the Am78/8830, Am78/8831 and Am78/8832.



V_{CC} = Pin 14 LiC-517 GND = Pin 7



CONNECTION DIAGRAM ORDERING INFORMATION Top View Am78/ Am78/ 8820 8820A - INPUT A ٦٧cc Order Order Package Temperature - INPUT B TERMIN A 13 Number Range Number Type + INPLIT A TERMIN. B 0°C to +75°C DM8820N DM8820AN Molded DIP T + INPUT B STROBE A Hermetic DIP 0°C to +75°C DM8820J DM8820AJ RESPONSE A STROBE B Dice 0°C to +75°C AM8820X AM8820AX Hermetic DIP -55°C to +125°C DM7820J DM7820AJ RESPONSE B OUTPUT A Hermetic Flat Pak -55°C to +125°C DM7820W DM7820AW OUTPUT 8 -55°C to +125°C AM7820X AM7820AX Dice Note: Pin 1 is marked for orientation, LIC-519

Am7820 • Am8820

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am8820A Am7820A

V_{CM} = -15V to +15V V_{CM} = -15V to +15V

arameters	Description	Test Conditions	Min.	Typ.(Note 1)	Max.	Units
VOH	Output HIGH Voltage	I _{OH} < 0.2mA	2.5	4.0	5.5	Volts
VOL	Output LOW Voltage	IOL < 3.5mA	0		0.4	Volts
		V _{CM} = 0V		+0.06	+0.5	
V	Differential Threshold Voltage	-15V <v<sub>CM<+15V</v<sub>		+0.06	+1.0	Volts
VTH		V _{CM} = 0V	-0.5	-0.08		40113
		-15V <v<sub>CM<+15V</v<sub>	-1.0	-0.08		1
Чн	Strobe Input HIGH Current	VSTROBE = 5.5V		0.01	5.0	μА
IIL	Strobe Input LOW Current	VSTROBE = 0.4V	-1.4	-1.0		mA
		V _{CM} = +15V		+3.0	+4.2	
IN INV	Inverting Input Current	V _{CM} = 0V	-0.5	0		mA
		V _{CM} = -15V	-4.2	-3.0		1
		V _{CM} = +15V		+5.0	+7.0	
IN NINV	Non-Inverting Input Current	V _{CM} = 0V	-1.6	-1.0		mA
	}	V _{CM} = -15V	-9.8	-7.0		1
		V _{CM} = +15V		+3.9	+7.0	
Icc	Power Supply Current (Each Receiver)	V _{CM} = 0V		+6.5	+10.2	mA
	(2001) 1000/01/	V _{CM} = -15V		+8.3	+15.0	
RININV	Inverting Input Resistance		3.6	5.0		kΩ
PINNINV	Non-Inverting Input Resistance		1.8	2.5		kΩ
RTERM	Input Terminating Resistor	TA = 25°C	120	170	250	Ω

Notes: 1. For operating at elevated temperatures, the device must be derated based on a thermal resistance of 100°C/W and a maximum junction temperature of 160°C for the AM7820, or 150°C/W and 115°C maximum junction temperature for the AM8820.

2. Typical values given are for V_{CC} = 5.0V, T_A = 25°C and V_{CM} = 0V unless stated differently.

Switching Characteristics (TA = 25°C, VCC = 5.0 V)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tRESP	Response Time	C _{delay} = 0		40		ns
tRESP_	Response Time	C _{delay} = 100 pF		150		ns

Am78/8820 • Am78/8820A

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature		-65°C to +150°C
Temperature (Ambient) Under Bi	as	-55°C to +125°C
Supply Voltage to Ground Potent	tial (Pin 14 to Pin 7) Continuous	-0.5 V to +8.0 V
DC Common Mode Voltage		-20V to +20V
DC Strobe Input Voltage		-0.5 V to +8.0 V
DC Data Input Voltage		-20 V to +20 V
Output Current, Into Outputs:	Am78/8820	25mA
	Am78/8820A	50 mA
Power Dissipation (Note 1)		600 mW

Am7820A • Am8820A

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

V_{CM} = -15V to +15V V_{CM} = -15V to +15V AmB820A $T_A = 0^{\circ}C \text{ to } +75^{\circ}C$ $V_{CC} = 5.0V \pm 5\%$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V \pm 10\%$ Am7820A

arameters	Description	Test Conditions	Min.	Typ.(Note 1)	Max.	Units
VOH	Output HIGH Voltage	V _{DIFF} = +1V, I _{OH} = -400μA	2.5	4.0	5.5	Volts
VOL	Output LOW Voltage	VDIFF = -1V	0		0.4	Volts
VIH	Strobe Input HIGH Level Voltage	V _{DIFF} = -3V V _{OUT} <0.4V, I _{OUT} = 16mA	2.1			Volts
VIL	Strobe Input LOW Level Voltage	VDIFF = -3V VOUT >2.5V, IOUT = -400μA			0.9	Volts
		-3V <v<sub>CM<+3V, I_{OUT} = -400μA</v<sub>	•	+0.06	+0.5	
v	Differential Throubald Volume	-15V <v<sub>CM<+15V, 1_{OUT} = -400μA</v<sub>	_	+0.06	+1.0	Volts
VTH	Differential Threshold Voltage	-3V <v<sub>CM<+3V, I_{OUT} = 16mA</v<sub>	-0.5	-0.08		Voits
		-15V <vcm<+15v, iout="16mA</td"><td>-1.0</td><td>0.08</td><td></td><td>1</td></vcm<+15v,>	-1.0	0.08		1
ИН	Strobe Input HIGH Current	V _{STROBE} = 5.5V, V _{DIFF} = +3V		0.01	5.0	μА
I _I L	Strobe Input LOW Current	VSTROBE = 0.4V, VDIFF = -3V	-1.4	-1.0		mA
-		V _{CM} = +15V		+3.0	+4.2	
IIN INV	Inverting Input Current	V _{CM} = 0V	-0.5	0		mA.
		V _{CM} = -15V	-4.2	-3.0		
•		V _{CM} = +15V	<u> </u>	+5.0	+7.0	
IN NINV	Non-Inverting Input Current	V _{CM} = 0V	-1.6	1.0		mA
KINA		V _{CM} = -15V	-9.8	-7.0		1
1 _{SC}	Output Short Circuit Current	V _{OUT} = 0V , V _{STROBE} = 0V , V _{CC} = 5 .5V	-6.7	-4.5	-2.8	mA
		V _{CM} = +15V, V _{DIFF} = -1V		+3.9	+6.0	
Icc	Power Supply Current (Each Receiver)	V _{CM} = 0V, V _{D1FF} = -0.5V		+6.5	+10.2	mA.
	(Each Deceiver)	V _{CM} = -15V, V _{DIFF} = -1V		+9.2	+14.0	1
RININV	Inverting Input Resistance		3.6	5.0		kΩ
RINNINV	Non-Inverting Input Resistance		1.8	2.5		kΩ
RTERM	Input Terminating Resistor	T _A = 25°C	120	170	250	Ω


Notes: 1. For operating at elevated temperatures, the device must be derated based on a thermal resistance of 100°C/W and a maximum junction temperature of 160°C for the AM7820A, or 150°C/W and 115°C maximum junction temperature for the AM8820A.

2. Typical values given are for V_{CC} = 5.0V, T_A = 25°C and V_{CM} = 0V unless stated differently.


Switching Characteristics (T_A ≈ 25°C)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tPHL	Differential Input to Output LOW			25	45	ns
tPLH	Differential Input to Output HIGH	V _{CC} = 5.0 V		22	40	ns
†PHL	Strobe Input to Output LOW	See Switching Waveforms		16	25	ns
tPLH .	Strobe Input to Output HIGH	<u> </u>		15	30	ns





SUPPLY CURRENT-mA



Power Supply Current

Internal Power Dissipation

(Each Receiver)

Output Voltage Levels


(Each Receiver)

POWER DISSIPATION - mW


OUTPUT LOW

OUTPUT LOW

COMMON MODE VOLTAGE - V




TA - AMBIENT TEMPERATURE - °C





Noise Rejection

8


Differential Input Delays







TYPICAL PERFORMANCE CHARACTERISTICS





AC TEST CIRCUIT AND WAVEFORMS O Vcc = 5V DIFF OUTPUT STROBE PULSE GEN. *Includes Jig and Probe **≨** 50Ω t_f = t_f = 10ns PRR = 1MHz A = Differential Input to "0" Output B = Differential Input to "1" Output C = Strobe Input to "0" Output D = Strobe Input to "1" Output LIC-522 LIC-521

TYPICAL APPLICATION


TYPICAL TWISTED PAIR DIFFERENTIAL COMMUNICATION SYSTEM



LIC-523

The Am78/8830 drives a twisted pair line which is terminated at the receiving end by an RC network. The R is approximately equal to the line impedance (170Ω) and is part of the Am78/8820A differential receiver. The C_B is a blocking capacitor which stops DC current flow, and for low duty cycles reduces power consumption. The value of this capacitor depends upon the data rate, C_B must be large compared to $\frac{1}{10^4 R}$ where fd is the data rate. The capacitor C_B is used to control the response time of the receiver and limit high frequency noise. $C_B \sim 4 \times 10^3 \frac{1}{10^8}$ where C is in pF and fn is the lowest noise frequency expected in MHz.

Metallization and Pad Layout



DIE SIZE 0.045" X 0.050"

Am78/8830

Dual Differential Line Driver

Distinctive Characteristics

- Single 5-volt power supply
- Input diodes for prevention of line ringing
- Low output skew between NAND and AND propagation delays.
- Clamped outputs for reduction in positive and negative voltage transients.
- 100% reliability assurance testing in compliance with MIL-STD-883.

CIRCUIT DIAGRAM


FUNCTIONAL DESCRIPTION

The Am78/8830 is a dual differential line driver suitable for driving differential lines with characteristic impedances in the range 50Ω

Each driver consists of a 4-input AND gate in parallel with a 4-input NAND gate. The inputs to the gates are clamped to reduce the effect of line transients. The differential outputs are balanced and have approximately the same delay so as to minimize skew problems, and have high drive capability at both the LOW and HIGH logic levels.

The device is ideal for driving differential transmission lines, and forms a very noise insensitive balanced digital communication system with excellent common mode noise rejection when used in conjunction with the Am78/8820A dual differential receiver.

LOGIC DIAGRAM




GND = Pin 7

CIRCUIT DIAGRAM
2λΩ 545Ω 114 VCC (88) NAND OUTPUT (90) 141 VCC (10) 141
9Ω 5(9) AND OUTPUT
Note: Only one driver shown LIC-525

Am78/8830 ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Molded DIP	0°C to +75°C	DM8830N
Ceramic DIP	0°C to +75°C	DM8830J
Hermetic DIP	-55°C to +125°C	DM7830J
Hermetic Flat Pak	-55°C to +125°C	DM7830W
Dice	0°C to +75°C	AM8830X
Dice	-55°C to +125°C	AM7830X



Am78/8830

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-0.5V to +5.5V
Output Current, Into Outputs	100 mA
DC Input Current	-30mA to +5.0mA
Output Short Circuit Duration at 125°C	1 sec

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am8830

V_{CC} = 5.0V ±5%

Am7830

T_A = 0°C to +76°C T_A = -55°C to +125°C

V_{CC} = 5.0V ±10%


'arameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
VOH	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -40mA		1.8	2.9		Volts
VOH	Output HIGH Voltage	V _{IN} = 0.8V	1 _{OH} = ~0.8mA	2.4	3.3		VOILS
VOL	Output LOW Voltage	V _{CC} = MIN.,	I _{OL} = 40mA	_	0.22	0.5	Volts
VOL	Output Love Voltage	V _{IN} = 0.8V	V _{IN} = 0.8V I _{OL} = 32mA		0.2	0.4	VOIG
VIH	Input HIGH Level Voltage	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
VIL	Input LOW Level Voltage	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
1 _{iL}	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.4V			-3.0	-4.8	mA
	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.4V				120	μА
ıн	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V				2.0	mA
ISC (Note 2)	Output Short Circuit Current	V _{CC} = 5.0 V, V _{OUT} = 0.0 V		-40	-100	-120	mA
Icc	Power Supply Current ◄	V _{CC} = MAX, (Each Driver)			11	18	mA

Note 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading. Note 2. Limits for T_A = +125°C only.


Switching Characteristics (TA = 25°C)

Parameters	Description	Conditions	Min.	Тур.	Max.	Units
tPLH				8	12	ns
tPHL	Delay from Inputs to Output of AND Gate	V _{CC} = 5.0V, C _L = 15pF		11	18	ns
tPLH .		See Figure 1		8	12	ns
tPHL.	Delay from Inputs to Output of NAND gate			5	8	ns
t ₁		V _{CC} = 5.0V, C _L = 5000pF		12	16	ns
t ₂	Differential Delay	R _L = 100Ω, See Figure 2	-	12	16	ns

SWITCHING TIME WAVEFORMS AND AC TEST CIRCUIT 25V INPUT AND OUTPUT NAND OUTPUT NAND OUTPUT NAND OUTPUT LIC-527 Figure 1. LIC-528 Figure 2. LIC-528



APPLICATIONS




LIC-531

TYPICAL TWISTED PAIR DIFFERENTIAL COMMUNICATION SYSTEM

The Am78/8830 drives a twisted pair line which is terminated at the receiving end by an RC network. The R is approximately equal to the line impedance (170 Ω) and is part of the Am78/8820A differential receiver. The C_B is a blocking capacitor which stops DC current flow, land for low duty cycles reduces power consumption. The value of this capacitor depends upon the data rate, C_B must be large compared to $\frac{1}{100}$ where fd is the data rate. The capacitor C_B is used to control the response time of the receiver and limit high frequency noise. C_B $\sim 4 \times 10^3 \frac{1}{100}$ where C is in pF and fn is the lowest noise frequency expected in MHz.

Metallization and Pad Layout



DIE SIZE 0.050" x 0.063"

Am78/8831·Am78/8832

Three-State Line Driver

Distinctive Characteristics

- Three-State Line Drivers pin-for-pin equivalent to the DM78/8831 and DM78/8832
- Mode control for quad single-ended or dual differential operation
- Common bus operation
- High-drive capability

- 40mA sink and source current
- Series 54/74 compatible
- 13ns typical propagation delay
- 100% reliability assurance testing in compliance with MIL-STD-883


FUNCTIONAL DESCRIPTION


The Am78/8831 and Am78/8832 line drivers can be used either as a quad single-ended driver or as a dual differential driver. Each driver has a three-state output making the device particularly suitable for party-line operation where several drivers are directly connected to the same bus. The Am78/8832 does not have the VCC clamp diodes found on the Am74/8831.

When used for single-ended operation the two differential/single-ended control inputs are held LOW. The device then operates as four independent non-inverting drivers. For differential working at least one differential/single-ended control input is held HIGH. The A-channel inputs are connected together and the B-channel inputs are connected together she because the B-channel inputs are connected together. Signal inputs will then pass non-inverted to the A2 and B2 outputs and inverted on the A1 and B1 outputs.

For party-line operation outputs of different channels are tied together, and outputs of all channels except one are forced into the third high impedance state by having at least one of the channel disable inputs HIGH. The channel that is enabled has both channel disable inputs LOW, and the low-output impedance of this output at both logic levels controls the level of the bus, provides good capacitance drive and insures good waveform integrity.

The channel which is enabled can conveniently be selected by a decoding matrix using Am9301 1-of-10 or Am9311 1-of-16 active LOW output decoders. The high drive capability at both logic levels enables drivers to drive a low impedance line and still supply the inverse leakage current of several disabled drivers.





MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	−0.5 V to +7 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5 V to +V _{CC} max
DC Input Voltage	-0.5 V to +5.5 V
Output Current, Into Outputs	30 mA
DC Input Current	-30 mA to +5.0 mA
Time that 2 Bus-Connected Devices May Be in Opposite Low Impedance States Simultaneously	

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

TA = 0°C to +75°C V_{CC} = 5.0V ±5% (COM'L) MIN. = 4.75V Am8831, Am8832 MAX. = 5.25V VCC = 5.0V : 10% (MIL) TA = -55°C to +125°C Am7831, Am7832 MIN. = 4.5V MAX. = 5.5V


Parameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
			I _{OH} = -40 mA	1.8	2.8		
Voн	Output HIGH Voltage	V _{CC} = MIN., VIN = VIH or VIL	Am7831, 32 IOH = -2 mA	2,4	3.1		Voits
			Am8831, 32 I _{OH} = -5.2 mA				
VOL	Output LOW Voltage	VCC = MIN.,	I _{OL} = 40 mA		0.29	0.5	Volts
VOL.	Output 2011 Vollage	VIN = VIH or VIL	1 _{OL} = 32 mA		0.2	0.4	
VIH	Input HIGH Level Voltage	Guaranteed input lo	gical HIGH voltage for all inputs	2.0			Volts
VIL	Input LOW Level Voltage	Guaranteed input lo	gical LOW voltage for all inputs			0.8	Volts
IL	Unit Load Input LOW Current	V _{CC} = MAX., V _{IN} = 0.4 V			-1.0	-1.6	mA
I _{IH}	Unit Load Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.4 V			6.0	40	μΑ
Ξ	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5 V				1.0	mA
		V _{CC} = MAX., E = 2	.4 V, V _{OUT} = 2.4 V		5,	40	μА
^I LK	Output Leakage Current	VCC = MAX., E = 2	.4 V, V _{OUT} = 0.4 V		-5	-40	μΑ
V _I	Input Clamp Diode Voltage	V _{CC} = 5.0 V, I _I = -	12 mA, T _A = 25°C			-1.5	Volts
v _o	Output Clamp Diode Voltage	V _{CC} = 5.0 V, I _I = 1 Am78/8831 Only	2 mA, T _A = 25°C			V _{CC} + 1.5V	Volts
v _o	Output Substrate Diode Voltage	VCC = 5.0 V, I _I = -12 mA, T _A = 25°C				-1.5	Volts
SC (Note 2)	Output Short Circuit Current	V _{CC} = MAX., V _{OU}	T = 0.0 V, TA = MAX.	-40		-120	mA
Icc	Power Supply Current	V _{CC} = MAX.			57	90	mA


Notes: 1. Typical limits are at $V_{CC} \approx 5.0 \text{ V}$, 25°C ambient and maximum loading. 2. Only one output should be shorted at a time.


SWITCHING CHARACTERISTICS (TA = 25°)


Parameters	Description	Min.	Тур.	Max.	Units
tPLH	Delay from Inputs A1, A2, B1, B2 and		13	25	ns
†PHL	Single-Ended/ Diff. Control to Output		13	25	ns
tHZ	Delay from Output Enable to Output		6	12	ns
tLZ	Delay from Output Enable to Output		14	22	ns
tzH	Delay from Output Enable to Output		14	22	ns
tZL	Delay Hoth Output Enable to Output		18	27	ns


TYPICAL PERFORMANCE CHARACTERISTICS




































NOTE: VOL and VOH refer to actual voltages on output LOW and HIGH states.

KEY TO TIMING DIAGRAM

WAVEFORM	induts	outputs	WAYESURV	INPUTS	OUTPUTS
	VUST BE STEADY	WILL BE	XXXX	DON 1 CARE ANY CHANGE PERVITTED	CHANGING STATE UNKNOWN
	VAY CHANGE FROM H TO L	AILL BE CHANGING FROM H TO L	₩	DGES NOT APPLY	CENTER UNE IS HIGH IMPEDANCE OFF STATE
	VAY CHANGE FROW L MORA	WILL BE CHANGING FROW (TO H			

LIC-536



	Switch S ₁	Switch S ₂	CL
tPLH	closed	closed	50 pF
^t PHL	closed	closed	50 pF
tHZ	closed	closed	* 5 pF
tLZ	closed	closed	*5 pF
^t ZL	closed	open	50 pF
^t ZH	open	closed	50 pF

^{*}Jig Capacitance

TRUTH TABLE (Shown for A Channels Only)

	LE-ENDED/ CONTROL	A EN	ABLE	IN A1	OUT A1	IN A ₂	OUT A ₂
L	L	L	L	Α1	A1	A ₂	A ₂
Н	×	L	L	A ₁	Ā ₁	A2	A ₂
х	н	L	L	A ₁	Ã1	A ₂	A ₂
×	×	н	×	_ <u>x</u>	F	х	F
×	x	х	н	Х	F	X	F

H = HIGH Voltage Level X = Don't Care L = LOW Voltage Level F = Floating Output

TABLE I

MSI INTERFACING RULES

Interfacing Digital Family	Equivalent Input Unit Lo HIGH LO		
Advanced Micro Devices 54/7400	1	1	
Advanced Micro Devices 9300/2500 Series	1	1	
FSC Series 9300	1	1	
TI Series 54/7400	1	1	
Signetics Series 8200	2	2	
National Series DM 75/85	1	1	
DTL Series 930	12	1	

TABLE III


LOADING RULES (In Unit Loads)

			Fan-out		
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW	
Enable B	1	1			
Enable B	2	1	_		
B ₂ Out	3		1000	25	
B ₂ In	4	1	-		
B ₁ Out	5		1000	25	
B ₁ In	6	1	-		
SE/Diff	7	1			
GND	8			_	
SE/Diff	9	1	_	-	
A ₁ In	10	1			
A ₁ Out	11	_	1000	25	
A ₂ In	12	1	_		
A ₂ Out	13	-	1000	25	
Enable A	14	1			
Enable A	15	1			
VCC	16	_	_	_	

TABLE II


INPUT/OUTPUT INTERFACE CONDITIONS

Voltage Interface Conditions - LOW & HIGH MINIMUM LOGIC "HIGH" OUTPUT VOLTAGE 2.8 OUTPUT/INPUT VOLTAGE LEVELS - VOLTS 2.6 2.2 2.0 MINIMUM LOGIC "HIGH" INPUT VOLTAGE NOISE IMMUNITY 18 1.2 08 MAXIMUM LOGIC "LOW" OUTPUT VOLTAGE MAXIMUM LOGIC "LOW" INPUT VOLTAGE 0.6 0.2 DRIVING DEVICE DRIVEN DEVICE VOL1 DRIVING DEVICE DRIVEN




Current Interface

Current Interface



Am78/8831 • Am78/8832 APPLICATIONS CHANNEL SELECT INPUTS Awards neconed 7 STROBE A2 | B1 A2 | 81 Am78/8831 Am78/8832 As I SINGLE DIFFERENTIAL BUS TO Am9615 RECEIVER LIC-539 PARTY LINE DIFFERENTIAL OPERATION CHANNEL SELECT A2 A3 B₀ B₁ B₂ B₃ Am9301 DECODER STRORE 1 2 3 4 5 6 7 B A₇ | B₁ B₂ A_{m78/8831} A_{m78/8832} A1 A2 81 82 Am78/8831 Am78/8837 QUAD SINGLE ENDED BUS TO Am2615 RECEIVER LIC-540 PARTY LINE SINGLE-ENDED OPERATION



Am7838 · Am8838

Quad Unified Bus Transceiver


DISTINCTIVE CHARACTERISTICS


- 4 totally separate driver/receiver pairs per package.
- 1V typical receiver input hysteresis
- Receiver hysteresis independent of receiver output load
- Guaranteed minimum bus noise immunity of 1.3V, 2V typ.
- Temperature insensitive receiver thresholds track bus logic levels
- 20 μ A typical bus terminal current with normal V_{CC} or with V_{CC} = 0V
- Open collector driver output allows wire-OR connection
- High-Speed
- Series 74 TTL compatible driver and disable inputs and receiver outputs
- Advanced Schottky processing

FUNCTIONAL DESCRIPTION

The Am7838 • Am8838 are quad high-speed drivers/receivers designed for use in bus organized data transmission systems interconnected by terminated 120Ω impedance lines. The external termination is intended to be a 180Ω resistor from the bus to the +5V logic supply together with a 390Ω resistor from the bus to ground. The bus can be terminated at one or both ends. Low bus pin current allows up to 27 driver/receiver pairs to utilize a common bus. The bus loading is unchanged when $V_{CC} = 0V$. The receivers incorporate hysteresis to greatly enhance bus noise immunity. One two-input NOR gate is included to disable all drivers in a package simultaneously. Receiver performance is optimized for systems with bus rise and fall times $\leqslant 1.0\mu s/V$.

LOGIC DIAGRAM AND LOGIC SYMBOL






LIC-541

LIC-542

ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	D\$7838J
Hermetic DIP	0°C to +70°C	DS8838J
Molded DIP	0°C to +70°C	DS8838N

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

MAXIMUM RATINGS (Above which the useful life ma	y be impaired)
-------------------	--------------------------------	----------------

Supply Voltage	7.0V
Input and Output Voltage	5.5V
Power Dissipation	600mW
Operating Temperature Range	
Am7838	–55°C to +125°C
Am8838	0°C to +70°C
Storage Temperature Range	_65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise specified:

TA = -55°C to +125°C Am7838 (MIL) VCCMIN = 4.50V TA = 0°C to +70°C VCCMIN = 4.75V Am8838 (COM'L)

V_{CC}MAX = 5.50V VCCMAX = 5.25V

Typ.

Units

Parameters

Description

Test Conditions

Min. (Note 1) Max.

Driver and Disable Inputs

V _{IH}	Logical "1" Input Voltage		2.0			Volts
VIL	Logical "0" Input Voltage				0.8	Volts
4	Logical "1" Input Current	V _{IN} = 5.5V			1.0	mA
Чн	Logical "1" Input Current	V _{IN} = 2.4V			40	μА
I _{IL}	Logical "0" Input Current	V _{IN} = 0.4V			-1.6	mA
V _{CL}	Input Diode Clamp Voltage	I _{DIS} = -12mA, I _{IN} = -12mA, I _{BUS} = -12mA, T _A = 25°C		-1.0	-1.5	Volts

Driver Output/Receiver Input

VOLB	Low Level Bus Voltage	VDIS = 0.8V, VIN = 2.0V, IBUS = 50mA			0.4	0.7	Volts
I _{IHB}	Maximum Bus Current	V _{IN} = 0.8V, V _{BUS} = 4.0V, V _{CC} = V _{MAX} ,			20	100	μА
ILB	Maximum Bus Current	V _{IN} = 0.8V, V _{BUS} = 4.0V, V _{CC} = 0V			2.0	100	μΑ
v	VIH High Level Receiver Threshold	V 0.0V V 16-A	Am7838	1.65 2.25	2.25	2.65	Volts
▼IH		V _{IND} ≈ 0.8V, V _{OL} ≈ 16mA	Am8838	1.80	2.25	2.50	
.,	VIL Law Level Receiver Threshold		Am7838	0.97	1.30	1.63	1/-10-
VIL		V _{IND} ≈ 0.8V, V _{OH} =400μA	Am8838	1.05	1,30	1,55	Voits

Receiver Output

VOH	Logical "1" Output Voltage	V _{IN} = 0.8V, V _{BUS} = 0.5V, I _{OH} = -400μA	2.4			Volts
VOL	Logical "0" Output Voltage	V _{IN} = 0.8V, V _{BUS} = 4.0V, I _{OL} = 16mA		0.25	0.4	Volts
los	Output Short Circuit Current	V _{DIS} = 0.8V, V _{IN} = 0.8V, V _{BUS} = 0.5V, V _{OS} = 0V, V _{CC} = V _{MAX} , (Note 3)	-18		-55	mA
¹cc	Supply Current	VDIS = 0V, VIN = 2.0V, (Per Package)		50	70	mΑ

AC CHARACTERISTICS (V_{CC} = 5.0V, T_A = 25°C unless otherwise specified)

		Disable to Bus "1"	(Note 4)	19	30	ns
	Disable to Bus "0"	(Note 4)	15	23	ns	
	Driver Input to Bus "1"	(Note 4)	17_	25	ns	
, ,	Propagation Delays	Driver Input to Bus "0"	(Note 4)	9.0	15	ns
^t pd	Bus to Logical "1" Receiver Output	(Note 5)	20	30	ns	
		Bus to Logical "0" Receiver Output	(Note 6)	18	30	กร

Notes: 1. Typical values are for $T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$.

- 2. All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max, or min, on absolute value basis.
- 3. Only one output at a time should be shorted.
- 4. 91 Ω from bus pin to V_{CC} and 200 Ω from bus pin to ground, C_{LOAD} = 15pF total. Measured from V_{IN} = 1.5V to V_{BUS} = 1.5V, V_{IN} = 0V to 3.0V pulse.
- 5. Fan-out of 10 load, C_{LOAD} = 15pF total. Measured from V_{IN} = 1.3V to V_{OUT} = 1.5V, V_{IN} = 0V to 3.0V pulse. 6. Fan-out of 10 load, C_{LOAD} = 15pF total. Measured from V_{IN} = 2.3V to V_{OUT} = 1.5V, V_{IN} = 0V to 3.0V pulse.

Am8T26

Schottky Three-State Quad Bus Driver/Receiver

Distinctive Characteristics

- Advanced Schottky technology
- 40mA driver sink current
- Three-state outputs on driver and receiver
- PNP inputs

- 20ns max. driver propagation delay
- 18ns max. receiver propagation delay
- 100% reliability assurance testing in compliance with MIL-STD-883


FUNCTIONAL DESCRIPTION

The Am8T26 is a high speed bus transceiver consisting of four bus drivers with three-state outputs and four bus receivers, also with three-state outputs. Each driver output is internally connected to a receiver input. Both the drivers and receivers have PNP inputs.

One buffered common "bus enable" input is connected to the four drivers and another buffered common "receiver enable" input is connected to the receivers. A LOW on the bus enable (B/E) input forces the four driver outputs to the high-impedance state. A HIGH on the bus enable allows input data to be transferred onto the data bus.

A HIGH on the receiver enable (R/E) input forces the four receiver outputs to the high-impedance state while a LOW on the receiver enable input allows the received data to be transferred to the output. The complementary design of the bus enable and receiver enable inputs allows these control inputs to be connected together externally such that a single transmit/receive function is derived.


LOGIC SYMBOL



V_{CC} = Pin 16 GND = Pin 8

LIC-544

LOGIC DIAGRAM




LIC-545

ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
Molded DIP	0°C to +75°C	N8T26B
Hermetic DIP	0°C to +75°C	N8T26F
Dice	0°C to +75°C	AM8T26XC
Hermetic DIP	-55°C to +125°C	S8T26F
Dice	-55°C to +125°C	AM8T26XM

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

Am8T26

MAXIMUM RATINGS (Above which the useful life may be impaired)

-65°C to +150°C
-55°C to +125°C
−0.5V to +7V
-0.5V to +V _{CC} max.
-0.5V to +5.5V
30mA
-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

TA = 0°C to +75°C VCC = 5.0V ±5% N8T26 TA = -55°C to +125°C VCC = 5.0V ±10% S8T26

arameters	rameters Description Test Condition		Description Test Conditions (Note 1)				Units
Voн	Driver Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -10mA V _{IN} = V _{IH} or V _{IL}		2.6	3.1		Volts
VOL	Driver Output LOW Voltage	VCC = MIN., IOL = 40mA VIN = VIH or VIL		-		0.5	Volts
v _{он}	Receiver Output HIGH Voltage	V _{CC} = MIN. I _{OH} = -2mA, COM'L V _{IN} = V _{IH} or V _{IL} I _{OH} = -1mA, MIL		2.6 2.4	3.1		Volts
VOL	Receiver Output LOW Voltage	VCC = MIN., IOL = -16mA VIN = VIH or VIL				0,5	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	COM'L			0.85 0.80	Volts
V _I	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -5mA				-1.0	Volts
I _{IL} (Note 3)	Input LOW Current	VCC = MAX., VIN = 0.4V	VCC = MAX., VIN = 0.4V			-0,2	mA
I _{IH} (Note 3)	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.25V				25	μА
1	Output Short Circuit Current	V _{CC} = MAX., V _{OUT} = 0.0V	Driver	-50		-150	mA
Isc	(Note 4)	*CC IIII734, *OO1 0.0*	Receiver	-30		-75	
lcc	Power Supply Current	VCC = MAX.			1	87	mA
ю	Bus Leakage Current with Driver Off	VCC = MAX., VBUS = 2.6V				100	μА

Notes: 1. For conditions shown as MIN, or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Characteristics ($T_A = +25^{\circ}C$, $V_{CC} = 5.0V$)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
t PLH	Saines to such to Bure	Simulation 1		16	20	-
tPHL	Driver Input to Bus	Figure 1		16	20	ns
tPLH .	Bus to Receiver Output	Figure 2		13	18	
tPHL				6	10	ns
tZL	Driver Enable to Bus	Figure 3		29	38	
tLZ				35	43	ns
†ZL	Receiver Enable to			20	30	
tLZ	Receiver Output	Figure 4		10	17	ns

DEFINITION OF FUNCTIONAL TERMS

Do, D1, D2, D3 The four driver inputs.

B₀, B₁, B₂, B₃ The four driver outputs and receiver inputs (data is inverted).

 ${\bf R_0}, {\bf R_1}, {\bf R_2}, {\bf R_3}$ The four receiver outputs. Data from the bus is inverted while data from the driver inputs is non-inverted.

B/E Bus enable input. When the bus enable input is LOW, the four driver outputs are in the high-impedance state.

R/E Receiver enable input. When the receiver enable input is HIGH, the four receiver outputs are in the high-impedance state.

LOADING RULES (In Unit Loads)

		LOW	Fan-out		
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW	
R/E	1	1/8	_	-	
R _O	2	_	50	10	
В0	3	1/16	250	25	
D ₀	4	1/8	_		
R ₁	5	-	50	10	
В1	6	1/16	250	25	
D ₁	7	1/8	_		
GND	8	_	_	-	
D ₂	9	1/8	_		
В2	10	1/16	250	25	
R ₂	11		50	10	
D ₃	12	1/8	-	-	
В3	13	1/16	250	25	
R ₃	14		50	10	
B/E	15	1/8			
Vcc	16	_			

A TTL Unit Load is defined as -1.6 mA measured at 0.4V LOW and $40 \mu A$ measured at 2.4V HIGH.

DRIVER FUNCTION TABLE

INPUTS		ОИТРИТ	_
B/E	Di	Bi	_
L	×	Z	
(н	L	н	
Н	н	L	

L = LOW

X = Don't Care

H = HIGH

Z = High Impedance

i = 0, 1, 2, or 3

RECEIVER FUNCTION TABLE

INPUTS		OUTPUT
R/E	Bi	Rį
н	х	Z
L L	L	н
[н	L

L = LOW


X = Don't Care

H = HIGH


Z = High Impedance

i = 0, 1, 2, or 3


INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown,




APPLICATION



LIC-560

Metallization and Pad Layout



DIE SIZE 0.063" X 0.082"

Am8T26A·Am8T28

Schottky Three-State Quad Bus Driver/Receiver

Distinctive Characteristics

- Advanced Schottky technology
- 48mA driver sink current
- Three-state outputs on driver and reciever
- PNP inputs
- Am8T26A has inverting outputs
- Am8T28 has non-inverting outputs

- Driver propagation delay 14ns max. for 8T26A; 17ns max. for 8T28
- Receiver propagation delay 14ns max. for 8T26A; 17ns max. for 8T28
- 100% reliability assurance testing in compliance with MIL-STD-883


FUNCTIONAL DESCRIPTION

The Am8T26A/Am8T28 are high speed bus transceivers consisting of four bus drivers with three-state outputs and four bus receivers, also with three-state outputs. Each driver output is internally connected to a receiver input. Both the drivers and receivers have PNP inputs.

One buffered common "bus enable" input is connected to the four drivers and another buffered common "receiver enable" input is connected to the receivers. A LOW on the bus enable (B/E) input forces the four driver outputs to the high-impedance state, A HIGH on the bus enable allows input data to be transferred onto the data bus.

A HIGH on the receiver enable (R/E) input forces the four receiver outputs to the high-impedance state while a LOW on the receiver enable input allows the received data to be transferred to the output. The complementary design of the bus enable and receiver enable inputs allows these control inputs to be connected together externally such that a single transmit/receive function is derived.

LOGIC SYMBOL




V_{CC} = Pin 16 GND = Pin 8


LIC-561

LOGIC DIAGRAMS

Am8T26A Inverting Output (Three-State)




Am8T28 Non-Inverting Output (Three-State)



ORDERING INFORMATION

		Am8T26A	Am8T28
Package	Temperature	Order	Order
Type	Range	Number	Number
Molded DIP	0°C to +75°C	N8T26AB	N8T28B
Hermetic DIP	0°C to +75°C	N8T26AF	N8T28F
Dice	0°C to +75°C	AM8T26AXC	AM8T28XC
Hermetic DIP	-55°C to +125°C	S8T26AF	S8T28F
Dice	-55°C to +125°C	AM8T26AXM	AM8T28XM

CONNECTION DIAGRAM (Top View)



Note: Pin 1 is marked for orientation.

Tvp.

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	$-0.5V$ to $+V_{CC}$ max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs (Receiver)	30mA
DC Output Current, Into Outputs (BUS)	80mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The Following Conditions Apply Unless Otherwise Noted:

N8T26A, N8T28 TA = 0°C to +75°C(COM'L) MIN. = 4.75 V MAX. = 5.25 V

S8T26A, 58T28 TA = -55°C to +125°C(MIL) MIN. = 4.50 V MAX. = 5.50 V

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description	Test Conditions (Note 1)	Min.	(Note 2)	Max.	Units_
Driver						
T _{IL}	Low Level Input Current	V _{IN} = 0.4 V			-200	μА

ւլլ Մ	Low Level Input Current	V _{IN} = 0.4 V		-200	μА
IIL	Low Level Input Current (Disabled)	V _{IN} = 0.4 V		-25	μА
ŪН	High Level Input Current (DIN, DE)	VIN = VCCMAX.	_	25	μА
VOL	Low Level Output Voltage	IOUT = 48mA (Note 5)		0.5	Volts
VOH	High Level Output Voltage	I _{OUT} = -10mA, V _{CC} = V _{CC} MIN.(Note 6)	2.4		Volts
los	Short Circuit Output Current	VOUT = 0 V, VCC = VCCMAX.(Note 4)	-50	-150	mA

l IL	Low Level Input Current	V _{IN} = 0.4 V		-200	μА
Чн	High Level Input Current (Rg)	VIN = VCCMAX.		25	μА
VOL	Low Level Output Voltage	I _{OUT} = 20mA (Note 5)		0.5	Volts
Voн	High Level Output Voltage	I _{OUT} = -100 μA, V _{CC} = 5.0 V	3.5		Volts
VOH		I _{OUT} = -2.0mA (Note 6)	2.4	_] *****
los	Short Circuit Output Current	VOUT = 0V, VCC = VCCMAX.	-30	-75	mA

Both Driver and Receiver

VTL.	Low Level Input Threshold Vo	orrage		0.85		Volts
VTH	High Level Input Threshold V	oltage			2.0	Volts
10	Low Level Output Off Leakag	e Current	V _{OUT} = 0.5 V		-100	μА
	High Level Output Off Leakag	e Current	V _{OUT} = 2.4 V		100	μА
VI	Input Clamp Voltage		I _{IN} = -12mA		-1.0	Volts
PWR/	Power/Current Consumption	Am8T26A	VCC = VCCMAX.		457/87	mW/mA
Icc	ICC Power/Current Consumption	Am8T28	VCC = VCCMAX.		578/110	IIIVV/IIIA

Switching	Characteristics	$(T_A = +25^{\circ}C$	Vcc = 5 0 V)
CAMITOILING	Oligi go (G) 13 (16)	1 1 A - 120 C	. V(Y) - 3.U V/

Level and Issue Threshold Volence

Switching Characteristics ($T_A = +25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$)			Am8T26	iΑ		Am8T28	:		
Parameters	Description	Test Conditions	Min.	Тур.	Max.	Min.	Typ.	Max.	Units
t _{PLH}	Driver Input to Bus	F: 1		10	14		13	17	
tPHL	Driver input to Bus	Figure 1		10	14		13	17	ns
tPLH	Bus to Receiver Output	Figure 2		9.0	14		12	17	ns
^t PHL	Bus to receiver Output			6.0	14		9.0	17] '''
tZL	Driver Enable to Bus	Figure 3		19	25		21	28	
tLZ				15	20		18	23	ns
†ZL	Receiver Enable to	Figure 4		15	20		18	23	ns
tLZ	Receiver Output	i igare 4	_	10	15		13	18] '"

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.

3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

5. Output sink current is supplied through a resistor to V_{CC}.

6. Measurements apply to each output end the associated data input independently.

DEFINITION OF FUNCTIONAL TERMS

D₀, D₁, D₂, D₃ The four driver inputs.

 B_0 , B_1 , B_2 , B_3 The four driver outputs and receiver inputs (data is inverted).

R₀, R₁, R₂, R₃ The four receiver outputs. Data from the bus is inverted while data from the driver inputs is non-inverted.

B/E Bus enable input. When the bus enable input is LOW, the four driver oùtputs are in the high-impedance state.

R/E Receiver enable input. When the receiver enable input is HIGH, the four receiver outputs are in the high-impedance state.

LOADING RULES (In Unit Loads)

		LOW	Fan	-out
	.	Input	Output	Output
Input/Output	Pin No.'s	Unit Load	HIGH	LOW
R/E	1	1/8	_	
R ₀	2	-	50	10
В0	3	1/16	250	25
D ₀	4	1/8	_	
R ₁	5		50	10
B ₁	6	1/16	250	25
D ₁	7	1/8		
GND	8	-		
D ₂	9	1/8	_	
B ₂	10	1/16	250	25
R ₂	11	-	50	10
D ₃	12	1/8	_	
В3	13	1/16	250	25
R ₃	14	_	50	10
►B/E	15	1/8		
-v _{cc}	16	_	_	

A TTL Unit Load is defined as -1.6mA measured at 0.4V LOW and 40 μA measured at 2.4V HIGH.

DRIVER FUNCTION TABLE

INP	INPUTS		Am8T28 OUTPUT		
B/E	Di	Bi	Bi		
L	х	Z	Z		
н	L	н	L		
Н	н	L	H		

L = LOW

X = Don't Care

H = HIGH

Z = High Impedance

i = 0, 1, 2, or 3

RECEIVER FUNCTION TABLE


INP	INPUTS		Am8T28 OUTPUT		
R/E	Bi	Ri	Ri		
н	х	Z	Z		
L	L	Н	L		
L	н	L	н		

L = LOW

X = Don't Care Z = High Impedance

H = HIGH i = 0, 1, 2, or 3


INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

LIC-577

AC TEST CIRCUITS AND WAVEFORMS PROPAGATION DELAY (Data In to Bus) 2.6V **Q** Q VCC = 5.0V INPUT 82 ^IPLH A/E D_O B₃ QUITPUT D₁ P₀ PULSE GENERATOR D_2 INPUT PULSE: $t_{\rm g}$ = $t_{\rm g}$ = 5ns (10% to 90%) freq = 10MHz (50% duty cycle) Amplitude = 2.6V D₃ R₃ LIC-567 LIC-568 LIC-566 Figure 1 PROPAGATION DELAY (Bus to Receiver Out) Q VCC - 5.0V 80 INPUT 82 R/E 1PHL 00 83 OUTPUT R_O R₁ 02 INPUT PULSE: t, = 1; = 5ns (10% to 90%) treq = 10MHz (50% duty cycle) Amplitude = 2.6V R₂ LIC-570 LIC-569 LIC-571 Figure 2 PROPAGATION DELAY (Bus Enable to Bus Output) 2.6V C 2.4411 PULSE GENERATOR 121 R/E 82 OUTPUT 00 В3 9kΩ (PROBE) o, RO INPUT PULSE: f_f = 1_f = 5m (10% to 90%) freq = 5MHz (50% duty cycle) Amplitude = 2.6V 02 R, R₂ D3 R₃ ÷ LIC-573 LIC-572 LIC-574 Figure 3 PROPAGATION DELAY- (Receive Enable to Receive Output) vcc P В0 8, Q 5.0V PULSE GENERATOR 82 R/E D_O В3 OUTPUT D, R_O R₁ D2 R₂ INPUT PULSE t_f = 1_f = 5ns (10% to 90%) freq = 5MHz (50% duty cycle) Amplitude = 2.6V D3 5KΩ (PROBE) LIC-576



DIE SIZE 0.058" X 0.091"

DIE SIZE 0.058" X 0.091"

Am9614

Dual Differential Line Driver

Distinctive Characteristics

- Dual differential line driver with complementary outputs
- Single 5-volt supply
- DTL, TTL compatible


- Short-circuit protected outputs
- Able to drive 50Ω terminated transmission lines
- 100% reliability assurance testing in compliance with MIL-STD-883

FUNCTIONAL DESCRIPTION


The Am9614 is a DTL, TTL compatible line driver operating off a single 5V supply.

The Am9614 is designed to drive either differential or singleended, back-matched or terminated transmission lines. The device has the active pull-down and active pull-up circuits split and brought out to adjacent pins. This allows multiplex operation (wire-AND) at the driving end in either the single-ended mode via the uncommitted collector or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other. The complementary outputs of the Am9614 give great application flexibility.

The Am9614 has short-circuit protected active pull-ups, and incorporates input clamp diodes to reduce the effect of line transients, and can drive into 50Ω terminated transmission lines.



CIRCUIT DIAGRAM (1/2 Am9614)




Notes: 1. Circuit shown for one driver only.
2. Pin numbers in perenthesis refer to the other driver.

LIC-580

ORDERING INFORMATION

Temperature Range	Order Number
-55°C to +125°C	9614DM
-55°C to +125°C	9614FM
-55°C to +125°C	AM9614XM
0°C to +70°C	9614DC
0°C to +70°C	9614PC
0°C to +70°C	AM9614XC
	Range -55°C to +125°C -55°C to +125°C -55°C to +125°C 0°C to +70°C 0°C to +70°C

CONNECTION DIAGRAM Top View



Am9614

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max
DC Input Voltage	-0.5V to +5.5V
Output Current, Into Ouputs	200mA
DC Input Current	Note 1

ELECTRICAL CHARACTERISTICS

The following conditions apply unless otherwise noted:

9514XM (MIL) 9614XC (COM'L) T_A = -55°C to +125°C T_A = 0°C to +70°C

V_{CC}MIN. = 4.50V V_{CC}MIN. = 4.75V V_{CC}MAX. = 5.50V V_{CC}MAX. = 5.25V

DC Characteristics (Note 2)

Parameters				LIMITS TAMIN. +25°C TAMAX.								
	Description	Test Conditions		Min. Max		Min.	Typ.		Min.	Max.	Units	
v _{он}	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -10mA		2.4		2.4	3.2		2.4		Volts	
	Output LOW Voltage	- · · · · · · · · · · · · · · · · · · ·	VCC = MIN.,	MIL		0.4		0.2	0.4		0.4	
VOL		IOL = 40mA	COM'L		0.45		0.2	0.45		0.45	Volts	
V			MIL	2.0	1	1.7	1.5		1.4		Volts	
VIH	Input HIGH Voltage	VCC = MIN.	COM,F	1.9		1.8	1.5		1.6			
VIL		V _{CC} = MAX.	MIL		0.8		1.3	0.9		0.8	Volts	
	Input LOW Voltage		COM'L		0.85		1.3	0.85		0.85		
lF	Input Load Current	out Load Current VCC = MAX.	VF = 0.4V, MIL		-1.6		-1.1	-1.1		-1.6	mA	
			VF = 0.45V, COM'L		-1.6		-1.0	-1.6		-1.6		
I _R	Reverse Input Current	V _{CC} = MAX. V _R = 4.5V			60			60		60	μА	
Isc	Short Circuit Current	V _{CC} = MAX., V _O = 0V				40	-90	-120			mA	
			V _{CC} = MAX., Inputs = 0V			48.7		33	48.7		48.7	mA.
^I PD	Power Supply Current	V _{CC} = 7.0V,	COM, F		Ì	ł	46	70] "'A	
}		inputs = 0V	MIL			<u>L</u>	46	65.7		Ĺ		
ICEX	Reverse Output Current	ent VCC = MAX	V _{CEX} = 12V, MIL		100		10	100		200	μΑ	
			V _{CEX} = 5.25V, COM'L		100		10	100		200		
VOLC	Output Low Clamp Voltage	V _{CC} = MAX., I _{OLC} = -40m.	Α				-0.8	-1.5			Volts	
ν _{IC}	Input Clamp Voltage	V _{CC} = MIN., I _{IC} = -12mA					-1.0	-1.5			Volts	


Switching Characteristics (T_A = 25°C unless otherwise specified)


•••			9614XM				9614XC		
Parameters	Description	Test Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
t _{pd+}	Turn Off Delay	V _{CC} = 5.0V, C _L = 30pF,		14	20		14	30	ns
tpd-	Turn On Delay	V _M = 1.5V, Refer to Fig. 1		18	20		18	30	ns


Notes: 1. Maximum current defined by DC input voltage.


^{2.} For conditions shown as MIN, or MAX, use the appropriate value specified under electrical characteristics for the applicable device type or grade.


TYPICAL ELECTRICAL CHARACTERISTICS













Supply Current Versus





USERS NOTES

DIFFERENTIAL LINES. The Am9614 dual differential line driver can be used with the Am9615 dual differential line receiver to form an interconnection system which can tolerate extremely noisy environments and interconnect equipments where there is a ±15V difference in voltage level of the equipment grounds. Two wires are used for each channel to form a balanced transmission line. This method of sending data between equipments offers extremely high protection from common mode noise and also gives excellent DC noise margins.

MATCHING. Transmission lines can be matched in a number of ways. The most widely used method is to terminate the line at the receiving end in its characteristic impedance. This impedance is connected across the input terminals of the receiver. A 130Ω resistor is included at the + input of each receiver for matching twisted pairs and this resistor, or if the characteristic impedance is not 130Ω , a discrete resistor, is connected between the two receiver inputs. This method of matching causes a DC component in the signal. Power is dissipated in the resistor and the signal is attenuated. The DC component can be effectively removed by connecting a large capacitor in series with the terminating resistor.

The transmission line can also be terminated through the receiver power supply by placing equal value resistors from the + input of the receiver to V_{CC} and from the - input to

ground. This method again has the disadvantage that a DC signal component exists, attenuation occurs, and power is dissipated in the terminating resistors but it does allow multiplexed operation in the balanced differential mode.


An alternate method to matching at the receiver is to back match at the driver. A resistor is placed in series with the line so that the signal from the driver which is reflected at the high input impedance of the receiver is absorbed at the driver. This method does not have a DC component and therefore no attenuation occurs and power is not dissipated in the resistor. For balanced differential driving a resistor is required in series with each line. The table below shows the value of each matching resistor required for lines of different characteristic impedance.

MULTIPLEXING. When operating in the balanced differential mode the Am9614 driver can be OR tied with other devices to allow multiplexed operation. The open collector NAND outputs are connected together and the active pull-up AND outputs are connected together. Selection of the active driver can be made by two of the three logic inputs on the driver. Multiplexed operation can only be performed with the lines terminated to the appropriate voltage level at the driver so that this method has a DC component and power is dissipated in the terminating resistors.

TYPICAL DC CHARACTERISTICS FOR MATCHING TO TRANSMISSION LINE

BACK MATCHING TABLE

Zo	R _M (ohms) Differential
	+
50	12
75	24
92	33
100	36
130	54
300	140
600	290



LOADING RULES

			Far	out
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW
APU A	1	_	166	
Output A	2		_	25
Output A	3	_	_	25
APU A	4	_	166	_
Input A	5	1	_	
Input A	6	1	_	_
Input A	7	1	_	
GND	8	_		_
Input B	9	1	_	
Input B	10	1	_	_
Input B	11	1	_	
APU B	12	_	166	
Output B	13		_	25
Output B	14			25
APU B	15		166	_
v _{cc}	16			

LIC-583

SWITCHING CIRCUITS AND WAVEFORMS 3) VOUT INPUT PULSE \$51Ω LIC-584 INPUT PULSE VOUT IA Frequency = 500 kHz Amplitude = 3.0 \pm 0.1 V Pulse Width = 110 ± 10 ns TPLH $t_r = t_r \le 5.0 \text{ ns}$ VOUT IN LIC-585 APPLICATION Differential Mode Expansion Am9614 Expand by tieing "NAND" outputs together and by tieing active pull-up "AND" outputs together. The drivers can be inhibited by taking one input to ground. LIC-586 Metallization and Pad Layout V_{CC} 16 -ACTIVE PULL UP À 1-15 ACTIVE PULL UP B OUTPUT A 2 14 DUTPUT B OUTPUT A 3 13 DUTPUT 8 ACTIVE PULL UP A 4 12 ACTIVE PULL UP 8 10 INPUT B INPUT AT-9 INPUT E - B GND

DIE SIZE 0.052" X 0.063"

Am9616

Triple EIA RS-232C/MIL-STD-188C Line Driver

Distinctive Characteristics


- Conforms to EIA RS-232C and CCITT V.24 specifications and/or MIL-STD-188C
- Short circuit protected output
- Internal slew rate limiting.

- Supply independent output swing
- 100% reliability assurance testing in compliance with MIL-STD-883
- TTL/DTL compatible input


FUNCTIONAL DESCRIPTION

The Am9616 is a triple line driver specifically designed to meet the EIA RS-232C and CCITT V.24 and/or MIL-STD-188C electrical interface requirements. Each driver accepts DTL/TTL logic levels and converts them to EIA/CCITT levels for data transmission between equipment. The output slew rate of each driver is internally limited, but can be lowered by an external capacitor. All outputs are short circuit protected, and protected against fault conditions specified in RS-232C. A HIGH logic level on the inhibit input forces the driver output to $\rm V_{OL}$ or mark state.

The Am9616EXC and Am9616XM meets the requirements of MIL-STD-188C and EIA RS-232C. The Am9616XC conforms to the requirements of EIA RS-232C.








Am9616 ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	9616DM
Dice	-55°C to +125°C	AM9616XM
Hermetic DIP	0°C to +75°C	9616EDC
Hermetic DIP	0°C to +75°C	9616DC
Molded DIP	0°C to +75°C	9616EPC
Molded DIP	0°C to +75°C	9616PC
Dice	0°C to +75°C	AM9616XC

CONNECTION DIAGRAM Top View



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	0°C to +75°C
Supply Voltage to Ground Potential	
V _{CC}	+15 V
VEE	-15 V
DC Voltage Applied to Outputs	±15 V
DC Input Voltage	-1.5 V to +6 V
Lead Temperature (Soldering, 30 sec.)	300°C

Am9616XM AND Am9616EXC RS232-C AND MIL-STD-188C

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:

Am9616XM (MIL) T_A = -55°C to +125°C Am9616EXC (COM'L) T_A = 0°C to +70°C

 $V_{CC} = +12V \pm 10\%$, $V_{EE} = -12V \pm 10\%$, $R_L = 3k\Omega$

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameters	Description		Test Conditions	Min.	Typ.	Max.	Units
	Output HIGH Voltage		- est Conditions		1		
νон				5.0	6.0	7.0	Volts
VOL	Output LOW Voltage			-7.0	-6.0	-5.0	Volts
	Ripple Rejection	Power Supply	Ripple = 2.4V _{p-p} , f = 400Hz		0.25		% of VOUT
V _{OH} to V _{OL}	Output HIGH Voltage to Output LOW Voltage, Magnitude Matching Error					±10	%
ROUT	Output Resistance, Power On	R _L = 6kΩ, Δl	L = 10mA		75		Ω
I _{SC+}	Positive Output Short Circuit Current				22	100	mA
Isc-	Negative Output Short Circuit Current			-100	-22		mA
VIH	Input HIGH Voltage			2.0			Volts
VIL	Input LOW Voltage					8.0	Volts
Iн	Input HIGH Current	V _{IN} = 2.4V				40	μА
-117	,,	VIN = 5.5V				1.0	mA
1 ₁ L	Input LOW Current	V _{iN} = 0.4V		-1.6			mA
R _{OUT}	Output Resistance, Power Off	-2.0V < VO	UT < +2.0V	300			
1.001	Colput Resistance, Power Cit	All Inputs and	Supply Pins Grounded	300	1		Ω
1,	Positive Supply Current	TA = +25°C	VIN1 = VIN2 = VINHIBIT = 0.8V		15	22	
**	Losines Subbit Collett	VIN1 = VIN2 = VINHIBIT = 2.0V			7.5	13	mA
I	Negative Supply Current	TA = +25°C	VIN1 = VIN2 = VINHIBIT = 0.8V		0	-1	
,	- Togethe cappin carrett	1A - 725 C	VIN1 = VIN2 = VINHIBIT = 2.0V		-15	-22	mA .

AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE OF TA = 0°C TO 70°C (Note 2)

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
	Positive Slew Rate	OpF < C _L < 2500pF R _L > 3kΩ	4.0	15	30	V/μs
	Negative Slew Rate	OpF < C _L < 2500pF R _L > 3kΩ	-30	-15	-4.0	V/µs
tPLH	Propagation Delay Time	No Load		320		ns
tpHL	Propagation Delay Time	No Load		320		ns

Notes: 1. Typical values are at V_{CC} = 12V, V_{EE} = -12V, T_A = 25°C.

2. An external capacitor may be needed to meet signal wave shaping requirements of MIL-STD-188C at the applicable modulation rate.

ELECTRICAL CHARACTERISTICS

Am9616XC EIA RS-232-C


The Following Conditions Apply Unless Otherwise Noted:
T_A = 0°C to +75°C, V_{CC} = +12V ± 10%, V_{FF} = -12V ± 10%, R_I = 3kΩ

DC CHARACTERISTICS OVE	ODEDATING	TEMPERATURE RANCE


Parameters	CTERISTICS OVER OPERATING Description	Test Conditions		Typ. (Note 1)	Max.	Units
V _{OH}	Output HIGH Voltage	VIN1 or VIN2 = VINHIBIT = 0.8 V	+5.0	+6.0	+7.0	Volts
VoL	Output LOW Voltage	VIN1 = VIN2 = VINHIBIT = 2.0 V	-7.0	-6.0	-5.0	Volts
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage	2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage			0.8	Volts
IIL	Input LOW Current	V _{IN1} = V _{IN2} = 0.4 V or V _{INHIBIT} = 0.4 V		-1.2	-1.6	mA
I _{IH}	Input HIGH Current	V _{IN1} = V _{IN2} = 2.4 V or V _{INHIBIT} = 2.4 V			40	μА
I _{SC}	Output Short Circuit Current (Positive)	R _L = 0Ω V _{IN1} or V _{IN2} = V _{INHIBIT} = 0.8 V		-17	-30	mΑ
I _{SE}	Output Short Circuit Current (Negative)	R _L = 0 Ω V _{IN1} or V _{IN2} = V _{INHIBIT} = 2.0 V	+8	+17	+30	mA
Icc	Total Positive Supply Current	VIN1 = VIN2 = VINHIBIT = 0.8 V		15	22	mA
, , , , , , , , , , , , , , , , , , , ,	VIN1 = VIN2 = VINHIBIT = 2.0 V	VIN1 = VIN2 = VINHIBIT = 2.0 V	1	7.5	13	
1	Total Negative Supply Current	V _{IN1} = V _{IN2} = V _{INH(BIT} = 0.8 V		0	-1	mA
1EE	Total Hegative copply cultent	V _{IN1} = V _{IN2} = V _{INHIBIT} = 2.0 V		-15	-22	11174

AC CHARACTERISTICS

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
¹ PLH	Delay from Input LOW to Output HIGH	C ₁ = 15 pF, R ₁ = ∞		320	650	ns
tPHL	Delay from Input HIGH to Output LOW	C[= 15pr, n[- =		320	650	ns
	Positive Slew Rate	0 pF < C _L < 2500 pF, R _L > 3 kΩ	4.0	15	30	V/μs
	Negative Slew Rate	Opr C CL C 2500 pr, HL > 3 KM	-30	-15	-4.0	V/µs




SWITCHING TEST CIRCUIT



Note: Omit V_{1N2} for channel "C".

LIC-591


VOLTAGE WAVEFORMS



Pulse Generator Rise Time = 10 ± 5 ns.

LIC-592

Metallization and Pad Layout



DIE SIZE 0.069" X 0.103"

RS-232C Line Receiver


Distinctive Characteristics


- Compatible with EIA RS-232C and CCITT V24 specifications.
- Input signal range ±30 volts
- Available in commercial and military temperature range
- Variable hysteresis
- 100% reliability assurance testing in compliance with MIL-STD-883
- Includes response control input and built-in hysteresis.

FUNCTIONAL DESCRIPTION

The Am9617 is a triple line receiver that meets both the CCITT TV24 and EIA RS-232C specifications. Each receiver has single data input that can accept signal swings of up to $\pm 30V$. The output of each receiver is TTL/DTL compatible, and includes a $2k\Omega$ resistor pull-up to VCC. Each receiver has a hysteresis input so that the hysteresis can be controlled by means of a series resistor between the HYST input and a response control input RESP.

Because of this hysteresis in switching thresholds, the device can receive signals with superimposed noise or with slow rise and fall times without generating oscillations on the output. The threshold levels may be offset by a constant voltage by applying a DC bias to the response control input. A capacitor added to the response control input will reduce the frequency response of the receiver for applications in the presence of high frequency noise spikes. The companion line driver is the Am9616.






ORDERING INFORMATION

Package Type	Temperature Range	Order Number		
Hermetic DIP	-55°C to +125°C	9617DM		
Hermetic DIP	0°C to +75°C	9617DC		
Molded DIP	0°C to +75°C	9617PC		
Dice	-55°C to +125°C	AM9617XM		
Dice	0°C to +75°C	AM9617XC		

CONNECTION DIAGRAM Top View



NOTE: Pin 1 is marked for orientation.

LIC-595

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	_65°C to +175°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V _{CC} max.
Input Signal Range	-30 V to +30 V
Output Current, Into Outputs	30 mA
DC Input Current	Defined by Input Voltage Limits

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:

Am9617XM (MIL) $T_A = -55^{\circ}C$ to +125°C V_{CC} MIN. = 4.50V V_{CC} MAX. = 5.50V Am9617XC (COM'L) $T_A = 0^{\circ}C$ to +70°C V_{CC} MIN. = 4.75V V_{CC} MAX. = 5.25V VCC MIN. = 4.75V VCC MAX. = 5.25V

Response Control Pin Open Unless Otherwise Specified

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

arameters	Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
R _{IN}	Input Resistance	V _{IN} = ± 25V		3.0	4.0	7.0	kΩ
VIN	Open Circuit Input Voltage				0.2	2.0	Volts
VOH	Output HIGH Voltage	I _{OH} = -0.2mA, V _{CC} = Min. V _{IN} = -3.0V, 0V or Open Cir	cuit	2.4	3.0		Volts
VOL	Output LOW Voltage	I _{OL} = 8mA, V _{CC} = Min. V _{IN} = +3.0V			0.3	0.4	Volts
	-		-55°C	2.3		3.1	
	V _{IH} Input HIGH Level Threshold		0°C	1.9		2.5	7
V _{1H} Input HIGH Level Threshold		VOL = 0.45V, VCC = 5.0V Resp-Hyst Connected	25°C	1.75	2.0	2.25	Volts
	1	Hesp-HAst Connected	75°C	1.45		1.90	7
			125°C	1.20	1	1.65]
			−55° C	0.85		1.65	
			0°C	0.75		1.40	1
V _{IL}	Input LOW Level Threshold	V _{OH} = 2.5V, V _{CC} = 5.0V Resp-Hyst Connected	25°C	0.75	0.95	1.25	Volt
[Hesp-Hyst Connected	75°C	0.60		1.10]
			125°C	0.50		0.95	7
V _{IO}	Open Loop Input Threshold		25°C	0.4	1.0	1.2	1/210
V10	Open Loop input Threshold	<u> </u>		0.4		1.4	Volts
IIL I	Input LOW Current	V _{IN} = -25V	25°C	-3.6		-8.0	
'11'	VIN25V			-8,3	mA		
чн	Input HIGH Current	V = 425V	25°C	3.6		8.0	
-1Н	mpot fileti Cottent	H Current V _{IN} = +25V				8.3	m A
Isc	Output Short Circuit Current	VIN = 0.0V, VOUT = 0.0V			2.5		mA
Icc	Power Supply Current	VIN = 5.0V, VCC = Max.			12	18	mA


Switching Characteristics (TA = 25°C, response control pin open, C1 = 15 pF)

Parameters	Definition	Test Conditions	Min.	Typ.	Max.	Units
t _{pd+}	Delay from Input LOW to Output HIGH	R _L = 3.9 kΩ		25	85	ns
tpd-	Delay from Input HIGH to Output LOW	R _L = 390 Ω		25	50	nş
t _r	Output Rise Time (10% to 90%)	R _L = 3.9 kΩ		120	175	ns
tf	Output Fall Time (90% to 10%)	R _L = 390 Ω		15	40	ns


Notes: 1. Typical Limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

2. The input threshold margin for the device is greater than the voltage computed as the V_{T+}-V_{T-} value. For the minimum value see the input threshold margin versus temperature graph,

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



LIC-596





Note: Wiring capacitance should be minimized between Outputs, Hysterisis and Response Pins.


LIC-597

TYPICAL CHARACTERISTICS


Input Current +10 +8.0 +6.0 IN-INPUT CURRENT-MA +4.0 +2.0 -2.0 -10 -5.0 O +5.0 VIN-INPUT VOLTAGE-V










RF = 8k Input Threshold Voltage Adjustment







RF = 0 Input Threshold Voltage Adjustment











LIC-598

SWITCHING TIME TEST CIRCUIT & WAVEFORMS




LIC-599



NOTE: Wiring capacitance should be minimized between Outputs, Hysterisis and Response Pins.

LIC-600

Metallization and Pad Layout



ALPHA NUMERIC INDEX FUNCTIONAL INDEX SELECTION GUIDES INDUSTRY CROSS REFERENCE DICE POLICY ORDERING INFORMATION MIL-M-38510/MIL-STD-883	
COMPARATORS	2
DATA CONVERSION PRODUCTS	3
LINE DRIVERS/RECEIVERS	4
MOS MEMORY AND MICROPROCESSOR INTERFACE	5
OPERATIONAL AMPLIFIERS	6
SPECIAL FUNCTIONS	7
VOLTAGE REGULATORS	8
PACKAGE OUTLINES GLOSSARY AMD FIELD SALES OFFICES, SALES REPRESENTATIVES, DISTRIBUTOR LOCATIONS	9

MOS Memory and Microprocessor Interface - Section V

Am0026/0026C	5MHz Two-Phase MOS Clock Driver	5-1
Am0056/0056C	5MHz Two-Phase MOS Clock Driver	5-7
Am8224	Clock Generator and Driver	5-13
Am8228	System Controller and Bus Driver	5-20
Am8238	System Controller and Bus Driver	5-20

Am0026/Am0026C

5MHz Two-Phase MOS Clock Driver

Distinctive Characteristics

- 20 ns rise and fall times with 1000 pF load
- 20 V output voltage swing
- ±1.5 amps output current drive

- High speed 5 to 10 MHz depending on load
- 100% reliability assurance testing in compliance with MIL-STD-883


FUNCTIONAL DESCRIPTION

The Am0026 is a dual high speed MOS clock driver and interface circuit. The device is particularly suitable for driving two phase MOS circuits and can provide high speed operation even when driving into high capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. The output pulse width of the device is determined by the input pulse width.

The Am0026 can operate with a variety of MOS circuits, A popular application is a two-phase clock timer for driving


long silicon gate shift registers such as the Am1402/3/4 series, A single clock driver is able to drive 10k bits at 5MHz. The device can also be used with standard dynamic MOS RAMS such as the 1103 to provide address and precharge drive for memories up to 8k by 16-bits.

The device is available in an 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, a one and one-half watt TO-8 package, and a 14-pin ceramic package.



ORDERING INFORMATION

Package Type	Temperature Range	Order Number		
TO-99	0°C to 70°C	MH0026CH		
Mini-DIP	0°C to 70°C	MH0026CN		
TO-8	0°C to 70°C	MH0026CG		
Ceramic DIP	0°C to 70°C	MMH0026CL		
Dice	0°C to 70°C	AM0026XC		
TO-99	-55°C to +125°C	MH0026H		
TO-8	-55°C to +125°C	MH0026G		
Ceramic DIP	-55°C to +125°C	MMH0026L		
Dice	-55°C to +125°C	AM0026XM		



Am0026/0026C

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V ⁺ −V [−] Differential Voltage	22 \
Input Current	100 mA
Input Voltage (VIN-V ⁻)	5.5 V
Peak Output Current	1.5 A
Power Dissipation	See curve

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

 $V^{+} - V^{-} = 10 V to 20 V$ TA = 0°C to 85°C (COM Range) Am0026C TA = -55°C to +125°C (MIL Range) Am0026 Unless Otherwise Specified

Parameter	Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max	Units	
v _{oH}	Output HIGH Voltage	V ⁺ = +5.0 V, V ⁻ = -12.0 V V _{IN} = -11.6 V	4.0	4.3		Volts	
	(Logical "O")	V _{IN} - V ⁻ = 0.4 V	V ⁺ -1.0	V ⁺ -0.7)	
VOL Output LOW Voltage (Logical "!")	Output LOW Voltage	V ⁺ = +5.0 V, V ⁻ = -12.0 V V _{IN} = -9.5 V		~11.5	-11.0	Volts	
	(Logical "I")	V _{IN} - V = 2.5 V	1	V ⁻ +0.5	V"+1.0		
VIH	Input HIGH Level	Vout = V-+1.0 V	2.5	1.5		Volts	
VIL	Input LOW Level	V _{OUT} = V ⁺ -1.0 V		0.6	0.4	Volts	
1 _{IL}	Input LOW Current	V _{IN} - V ⁻ = 0 V, V _{OUT} = V ⁺ -1.0 V	1	-0.005	-10	μА	
1 _{1H}	Input HIGH Current	V _{IN} - V = 2.5 V, V _{OUT} = V +1.0 V		10	15	mA	
1CC ON	"ON" Supply Current	V ⁺ -V ⁻ = 20 V, V _{IN} -V ⁻ = 2.5 V		30	40	mA	
lcc	"OFF" Supply Current	V ⁺ – V ⁻ = 20 V, V _{IN} – V ⁻ = 0.0 V	COM'L	10	100	μА	
ICC OFF	Comply Culterit	V = V = 25 V, VIN = V = 0.0 V	MIL	50	500]	

Notes: 1. These specifications apply for V⁺ – V⁻ = 10 V to 20 V, C_L = 1000 pF, over the temperature range –55°C to +125°C for the Am0026 and 0°C to +85°C for the Am0026C.


2. All typical values for T_A = 25°C.

Switching Characteristics (Notes 1 and 2 Above)

Parameter	Description	Test Conditions	Min.	Тур.	Max.	Units
tPHL	Turn On Delay		5.0	7,5	12	ns
ФLН	Turn Off Delay		5.0	12	15	ns
t _r Rise Time (f		V ⁺ - V ⁻ = 17 V, C _L = 250 pF		12		
	Rise Time (Note 3)	V ⁺ - V ⁻ = 17 V, C _L = 500 pF		15	18	ns
		V ⁺ - V ⁻ = 17 V, C _L = 1000 pF	Ţ- 	20	35	7
		V ⁺ - V ⁻ = 17 V, C _L = 250 pF		10		
tf	Fall Time (Note 3)	$V^{+} - V^{-} = 17 \text{ V, C}_{L} = 500 \text{ pF}$		12	16	ns
		$V^{+} - V^{-} = 17 \text{ V, C}_{L} = 1000 \text{ pF}$		1.7	25	1

Note: 3. Rise and fall times are given for MOS togic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall. See switching time waveforms.

TYPICAL PERFORMANCE CHARACTERISTICS



LIC-603

TEMPERATURE - °C

TEMPERATURE - °C

TEMPERATURE - °C

SWITCHING TIME WAVEFORMS VIN INPUT OUTPUT O

APPLICATION INFORMATION

POWER DISSIPATION

The total average power dissipation of the Am0026 is the sum of the DC power and AC transient power. This total must be less than the given package power rating.

With the device dissipating only 2 mW when the output is at a HIGH voltage (MOS logic "0"), the dominant factor in average DC power is the duty cycle or fraction of the time the output is at a LOW voltage level (MOS logic "T"). For the shift register driving where the duty cycle is less than 25%, PDC is usually negligible. For RAM address line driver applications PDC dominates since duty cycle can exceed 50%.

DC Power per driver:

DC power is given by,

$$P_{DC} = (V^+ \sim V^-) \times I_{S(LOW)} \times Duty Cycle$$

where $I_{S(LOW)}$ is $I_{SUPPLY(ON)}$ at $(V^+ \sim V^-)$

I_{SUPPLY}(ON) is 40 mA x
$$\frac{(V^+ - V^-)}{20 \text{ V}}$$
 worst case or 30 mA x $\frac{(V^+ - V^-)}{20 \text{ V}}$ typically

AC transient power per driver:

AC transient power is given by,

$$P_{AC} = (V^+ - V^-)^2 \times C_1 \cdot x \text{ f } x \cdot 10^{-3} \text{ in mW}$$

where f = frequency of operation in MHz and C_L = load capacitance including all strays and wiring in pF.

PACKAGE SELECTION

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs shown in the Performance Curves illustrate derating for various operating temperatures.

TO-5 ("H") Package: Rated at 600 mW in still air (derate at 4.0 mW/°C above 25°C) and rated at 900 mW with clip-on heat sink (derate at 6.0 mW/°C above 25°C). This popular hermetic package is recommended for small systems. Low cost (about 10¢) clip-on-heat sink increases driving power dissipation capability by 50%.

8-pin ("N") Molded Mini-DIP: Rated at 600 mW still air (derate at 4.0 mW/°C above 25°C) and rated at 1.0 watt soldered to PC board (derate at 6.6 mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic

insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

$$C_L \text{ (max.)} = \frac{10^3}{n} \frac{(P_{\text{max.}} \text{ Req} - 10^3 \text{ (V}^+ - \text{V}^-)^2 \text{ Duty Cycle})}{\text{Reg (V}^+ - \text{V}^-)^2 \text{ x f}}$$

where n is the number of drivers used in the package.

P_{max.} is the package power rating in milliwatts for given package, heat sink, and maximum ambient temperature.

Req is the equivalent resistance $(V^+ - V^-)/I_S(LOW) = 500\Omega$ (worst case over temperature or 600Ω (typically).

Duty cycle is the fraction of the time that the output signal is in the LOW state.

f is the input signal frequency in MHz.

C_{L(max.)} is the maximum load capacitance per driver in picofarads which can be driven without exceeding device power limits.

When used as a non-overlapping two phase driver with each side operating at the same frequency and duty cycle, and with $(V^+ - V^-) - 17 V$, the above equation simplifies to

$$C_L = \frac{10^3}{f} \left[\frac{P_{\text{max.}}}{578} - \text{Duty Cycle} \right]$$

Table I gives maximum drive capability for various system conditions using the above equation.

PULSE WIDTH CONTROL

The Am0026 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$(PW)_{OUT} = (PW)_{IN} + t_f = PW_{IN} + 25 \text{ ns}$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the Am0026 discharges to just above the devices threshold (about 1.5 V). If the input is allowed to discharge below the threshold, $t_{\rm r}$ and $t_{\rm f}$ will be degraded. The graph in the Performance Curves shows optimum values for $C_{\rm IN}$ versus desired output pulse width. The value for $C_{\rm IN}$ may be roughly predicted by:

$$C_{IN} = (2 \times 10^{-3}) (PW)_{OUT}$$

For an output pulse width of 500 ns, the optimum value for C_{IN} is:

$$C_{IN} = (2 \times 10^{-3}) (500 \times 10^{-9}) = 1000 pF$$

RISE AND FALL TIME CONSIDERATIONS (Note 3)

The Am0026's peak output current is limited to 1.5 A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$I = C_L \frac{dv}{dt} \le 1.5 A$$

The rise time, tr, for various loads may be predicted by:

$$t_r = (\Delta V) (250 \times 10^{-12} + C_1)$$

Where: $\triangle V =$ the change in voltage across C_1

 C_L = The load capacitance for V⁺-V⁻ = 20V, C_L = 1000pF, t_r is: $t_r \cong (20 \text{ V}) (250 \times 10^{-12} + 1000 \times 10^{-12})$ = 25 ns

For small values of C_L , the equation above predicts optimistic values for t_r . The graph in the performance curves shows typical rise times for various load capacitances.

The output fall time (see Graph) may be predicted by:

$$t_{f}\cong 2.2\;R\!\left(\!C_{S}\!+\!\frac{C_{L}}{h_{\text{FE}}\!+\!1}\right)$$

CLOCK OVERSHOOT

The output waveform of the Am0026 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when Q_7 saturates, and on the positive edge when Q_3 turns OFF as the output goes through $V^+ - V_{be}$. The problem can be eliminated by placing a small series resistor in the output of the Am0026. The

critical valve for $R_S=2\sqrt{L/C_L}$ where L is the self-inductance of the clock line. In practice, determination of a value for L is rather difficult. However, R_S is readily determined emperically, and values typically range between 10 and 51 Ω . R_S does reduce rise and fall times as given by:

$$t_r = t_r \cong 2.2R_S C_L$$

CLOCK LINE CROSS TALK

At the system level, voltage spikes from ϕ_1 may be transmitted to ϕ_2 (and vice-versa) during the transition of ϕ_1 to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors Q3 and Q4 on the ϕ_2 side of the Am0026 are essentially "OFF" when ϕ_2 is in the MOS logic "0" state since only micro-amperes are drawn from the device. When the spike is coupled to ϕ_2 , the output has to drop at least 2 VBE before Q3 and Q4 come on and pull the output back to V+. A simple method for eliminating or minimizing this effect is to add bleed resistors between the Am0026 outputs and ground causing a current of a few milliamps to flow in Q4. When a spike is coupled to the clock line Q4 is already "ON" with a finite hfe. The spike is quickly clamped by Q4. Values for R depend on layout and the number of registers being driven and vary typically between 2 k and $10 k \Omega$.

POWER SUPPLY DECOUPLING


Adequate power supply decoupling is necessary for satisfactory operation. Decoupling of V⁺ to V⁻ supply lines with at least 0.1 µF noninductive capacitors as close as possible to each Am0026 is strongly recommended. This decoupling is necessary because otherwise 1.5 ampere currents flow during logic transition in order to rapidly charge clock lines.

TABLE I - WORST CASE MAXIMUM DRIVE CAPABILITY FOR Am0026*

Packa	ge Туре		3 with t Sink		O-8 e Air	Mini- Soldere	DIP d Down		Mini-DIP e Air	14-Pin DIP Soldered Down	
Max. Operating Frequency	Max. Ambient Duty Temp. Cycle	60°C	85°C	60°C	85°C	60°C	85°C	60°C	85°C	70°C	
100kHz	5%	30k	24 k	19 k	15k	13k	10 k	7.5 k	5.1 k	11k	
500kHz	10%	6.5 k	5.1 k	4.1 k	3.2 k	2.5 k	1.9k	1.4k	1,1 k	2k	
1 MHz	20%	2.9 k	2.2 k	1.8k	1.4k	1,1 k	840	600	420	860	
2MHz	25%	1.4k	1.1 k	850	650	540	400	280	190	390	
5MHz	25%	620	470	380	290	220	160	110	75	165	
10MHz	25%	280	220	170	130	110	79	55	37	90	

Note: Values in pF and assume both sides in use as non-overlapping 2 phase driver; each side operating at same frequency and duty cycle with (V =V=) = 17 V.

TYPICAL APPLICATIONS AC Coupled MOS Clock Driver DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only) TIL 1000pf Amo026 TIL 1000pf Amo026 TIL 1000pf Amo026 TIL 1000pf Amo026 TO ADDRESS LINES ON 1100 MEMORY DEVICES LIC-606



Am0056-Am0056C

5MHz Two-Phase MOS Clock Driver

Distinctive Characteristics

- 20ns rise and fall times with 1000pF load
- 20V output voltage swing
- ±1.5 amps output current drive

- High speed 5 to 10MHz depending on load
- 100% reliability assurance testing in compliance with MIL-STD-883
- Improved V_{OH} compared with Am0026

FUNCTIONAL DESCRIPTION

The Am0056 is a dual high speed MOS clock driver and interface circuit. The device is particularly suitable for driving two phase MOS circuits and can provide high speed operation even when driving into high capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. The output pulse width of the device is determined by the input pulse width.


The Am0056 can operate with a variety of MOS circuits, A popular application is a two-phase clock timer for driving long silicon gate shift registers such as the Am1402/3/4 series. A single clock driver is able to drive 10k bits at 5MHz. The device can also be used with standard dynamic MOS

RAMS such as the 1103 to provide address and precharge drive for memories up to 8k by 16-bits.

The device is available in a TO-99, one watt copper lead frame 8-pin mini-DIP, a one and one-half watt TO-8 package, and a ceramic DIP.

The V_{BB} terminal is intended to be connected through a series resistor to a supply higher than V^+ . This connection will enable the output to pull-up to V^+ –0.1V. Under no conditions should the V_{BB} terminal be connected directly to a positive supply as the device will be damaged when the driver switches LOW.

SCHEMATIC DIAGRAM (One Driver Shown)



LIC-610

ORDERING INFORMATION

Package	Temperature	Order
Type	Range	Number
TO-99	0°C to 70°C	DS0056CH
Mini-DIP	0°C to 70°C	DS0056CN
Ceramic DIP	0°C to 70°C	DS0056CJ
Dice	0°C to 70°C	AM0056XC
TO-99	–55°C to +125°C	DS0056H
Ceramic DIP	–55°C to +125°C	DS0056J
Dice	–55°C to +125°C	AM0056XM

Am0056/Am0056C

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
V ⁺ – V ⁻ Differential Voltage	22V
Input Current	100mA
Input Voltage (V _{IN} -V-)	5.5 V
Peak Output Current	1.5A
Power Dissipation	See curves
V _{BB} Voltage	V++5.0V
Current Into V _{BB}	50mA
Operating Temperature—Am0056 Am0056C	−55°C to +125°C 0°C to 70°C

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

arameters	Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units
Vau	Output HIGH Voltage	V _{IN} - V ⁻ = 0.4V V _{BB} Open Circuit (R _{BB} = ∞)		V+ -1.4		Volts
(Logical "0" Output Voltage)		$V_{IN} \sim V^{-} = 0.4 V$ $R_{BB} \approx 1 k\Omega; V_{BB} V_{B} > V^{+} + 1.0 V$	V+ -0.3	V ⁺ -0.1		V 0/13
VOL	Output LOW Voltage (Logical "1" Output Voltage)	V _{IN} – V ⁻ = 2.4V		V-+0.7	V~ +1.0	Volts
VIH	Input HIGH Level	V _{OUT} = V ⁻ +1.0 V	2.0	1,5		Voits
VIL	Input LOW Level	V _{OUT} = V ⁺ –1.0V		0.6	0.4	Volts
11L	Input LOW Current	V _{IN} - V ⁻ = 0V, V _{OUT} = V ⁺ -1.0V		-0.005	-10	ДΑ
Чн	Input HIGH Current	V _{IN} - V ⁻ = 2.4V, V _{OUT} = V ⁻ +1.0V		10	15	mA
ICC ON	"ON" Supply Current	V+ - V- = 20V, V _{IN} - V- = 2.4V		15	30	mA
		сом	L	10	100	μΑ
CCOFF	"OFF" Supply Current	V+ - V- = 20 V, VIN - V- = 0.0 V MIL		50	500	
IBB	"ON" Supply Current	$V^{+} - V^{-} = 20V$, $V_{1N} - V^{-} = 2.4V$ $V_{BB} = V^{+} + 3.0V$, $R_{BB} = 1 k\Omega$		22		mA

Notes: 1. These specifications apply for V⁺ – V⁻ = 10 V to 20 V, C_L = 1000 pF, over the temperature range –55°C to +125°C for the Am0056 and 0°C to +70°C for the Am0056C.

2. All typical values for T_A = 25°C.


SWITCHING CHARACTERISTICS (Notes 1 and 2 Above)


Parameters	Description	Test Co	Min.	Тур.	Max.	Units	
tPHL	Turn ON Delay			5.0	8.0	12	ns
tPLH	Turn OFF Delay			5.0	12	15	ns
	Rise Time (Note 3)	V+ -V= = 17V.	CL = 500pF		15	18	ns
t _r Rise Tir	Hise I line (Note 3)	V = V = 17 V.	C _L = 1000pF	7 i	20	35	""
tı	Fall Time (Note 3)	V+ -V- = 17V,	CL = 500pF		12	16	
"	ran Tune (Note 3)	V - V - 17V,	CL = 1000 pF	7	17	25	ns


Note: 3. Rise and fall times are given for MOS logic levels; i.e., rise time is transition from logic "0" to logic "1" which is voltage fall. See switching time wavaforms.


15)


TYPICAL PERFORMANCE CURVES













LIC-612

SWITCHING TIME WAVEFORMS



LIC-613



AC TEST CIRCUIT

LIC-614

APPLICATION INFORMATION

POWER DISSIPATION

The total average power dissipation of the Am0056 is the sum of the DC power and AC transient power. This total must be less than the given package power rating.

With the device dissipating only 10 mW when the output is at a HIGH voltage (MOS logic "0"), the dominant factor in average DC power is the duty cycle or fraction of the time the output is at a LOW voltage level (MOS logic "1"). For the shift register driving where the duty cycle is less than 25%, PDC is usually negligible. For RAM address line driver applications PDC dominates since duty cycle can exceed 50%.

DC Power per Driver

DC power is given by,

$$P_{DC} = (V^+ - V^-) \times I_{S(LOW)} \times Duty Cycle$$

where Is (LOW) is ISUPPLY(ON) at (V+-V-)

I_{SUPPLY(ON)} is 30mA x
$$\frac{(V^+ - V^-)}{20 V}$$
 worst case

or 15mA x
$$\frac{(V^+ - V^-)}{20 V}$$
 typically

AC Transient Power per Driver

AC transient power is given by,

$$P_{AC} = (V^+ - V^-)^2 \times C_L \times f \times 10^{-3} \text{ in mW}$$

where f = frequency of operation in MHz and C_L = load capacitance including all strays and wiring in pF.

PACKAGE SELECTION

Power ratings are based on a maximum junction rating of 175°C. The following guidelines are suggested for package selection. Graphs shown in the Performance Curves illustrate derating for various operating temperatures.

TO-99 ("H") Package: Rated at 600 mW in still air (derate at 4.0 mW/°C above 25°C) and rated at 900 mW with clip-on heat sink (derate at 6.0 mW/°C above 25°C). This popular hermetic package is recommended for small systems. Low cost (about 10d) clip-on-heat sink increases driving power dissipation capability by 50%.

8-pin ("Ñ") Molded Mini-DIP: Rated at 600 mW still air (derate at 4.0 mW/°C above 25°C) and rated at 1.0 watt soldered to PC board (derate at 6.6 mW/°C). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

TO-8 ("G") Package: Rated at 1.5 watts still air (derate at 10mW/°C above 25°C) and 2.3 watts with clip on heat sink (Wakefield type 215-1.9 or equivalent — derate at 15mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

MAXIMUM LOAD CONSIDERATIONS

The maximum capacitive load that the Am0056 can drive is determined by:

The AC power consumed =
$$nVs^2$$
 C_Lf x 10⁻³ mW
The DC power consumed = $\frac{nVs^2}{Req}$ p x 10³ mW

The package power rating for a given package, heatsink, and maximum ambient temperature = Pmax

Combining these expressions:

$$Pmax = \frac{nVs^2 \rho \times 10^3}{Req} + nVs^2 C_L f \times 10^{-3}$$

from which the maximum capacitive load:

$$C_{L(max)} = \frac{10^3}{n} \cdot \frac{(Pmax Req - nVs^2 \rho \times 10^3)}{Vs^2 f Req}$$

Where n = number of drivers employed in the package
Vs = total supply voltage (V⁺-V⁻) across
device

 $ho = {
m duty\ cycle} = {
m time\ in\ output\ LOW\ time\ in\ output\ HIGH}$

mW

Req =
$$(V^+-V^-)/I_{CC}$$
 ON = 1000 Ω worst case or 1300 Ω TYP

CL = load capacitance per driver in pF

f = input signal frequency in MHz

When used as a non-overlapping, two-phase driver with each side operating at the same frequency and duty cycle and with $V_s = 17 \text{ V}$, the above equation reduces to:

$$C_{L(max)} = \frac{10^3}{f} \left(\frac{Pmax}{578} - \rho \right)$$

Table 1 gives maximum drive capability using above equation.

PULSE WIDTH CONTROL

The Am0056 is intended for applications in which the input pulse width sets the output pulse width; i.e., the output pulse width is logically controlled by the input pulse. The output pulse width is given by:

$$(PW)_{OLIT} = (PW)_{IN} + t_f = PW_{IN} + 17 \text{ ns}$$

Two external input coupling capacitors are required to perform the level translation between TTL/DTL and MOS logic levels. Selection of the capacitor size is determined by the desired output pulse width. Minimum delay and optimum performance is attained when the voltage at the input of the Am0056 discharges to just above the devices threshold (about 1.5 V). If the input is allowed to discharge below the threshold, trand translation that the performance Curves shows optimum values for CIN versus desired output pulse width. The value for CIN may be roughly predicted by:

For an output pulse width of 500 ns, the optimum value for C_{IN} is:

$$C_{1N} = (3 \times 10^{-3}) (500 \times 10^{-9}) = 1500 pF$$

RISE AND FALL TIME CONSIDERATIONS (Note 3)

The Am0056's peak output current is limited to 1.5 A. The peak current limitation restricts the maximum load capacitance which the device is capable of driving and is given by:

$$I = C_L \frac{dv}{dt} \le 1.5 A$$

5

The rise time, tr, for various loads may be predicted by:

$$t_r = (\Delta V) (250 \times 10^{-12} + C_1)$$

Where: ΔV = the change in voltage across C_L

$$\cong$$
 V⁺-V⁻

$$C_L = \text{The load capacitance}$$
for V⁺-V⁻ = 20 V, $C_L = 1000 \, \text{pF}$, t_r is:

$$t_r \approx (20 \text{ V}) (250 \times 10^{-12} + 1000 \times 10^{-12})$$

= 25 ns

For small values of C_L , the equation above predicts optimistic values for t_r .

The output fall time may be predicted by:

$$t_{\rm f}\cong 2.2~{\rm R}\left(C_{\rm S}+\frac{C_{\rm L}}{h_{\rm FE}+1}\right)$$

CLOCK OVERSHOOT

The output waveform of the Am0056 can overshoot. The overshoot is due to finite inductance of the clock lines. It occurs on the negative going edge when \mathbf{Q}_7 saturates, and on the positive edge when \mathbf{Q}_3 turns OFF as the output goes through V^+-V_{be} . The problem can be eliminated by placing a small series resistor in the output of the Am0056. The critical value for $R_S = 2\sqrt{L/C_L}$ where L is the self-inductance of the clock line. In practice, determination of a value for L is

rather difficult. However, R_S is readily determined emperically, and values typically range between 10 and 51 $\Omega.\ R_S$ does reduce rise and fall times as given by:

$$t_r = t_f \cong 2.2R_S C_L$$

CLOCK LINE CROSS TALK

At the system level, voltage spikes from ϕ_1 may be transmitted to ϕ_2 (and vice-versa) during the transition of ϕ_1 to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Transistors Q_3 and Q_4 on the ϕ_2 side of the Am0056 are essentially "OFF" when ϕ_2 is in the MOS logic "0" state since only micro-amperes are drawn from the device. When the spike is coupled to ϕ_2 , the output will drop until Q4 becomes active. A simple method for eliminating or minimizing this effect is to add bleed resistors between the Am0056 outputs and ground causing a current of a few milliamps to flow in Q4. When a spike is coupled to the clock line Q4 is already "ON" with a finite hfe. The spike is quickly clamped by Q4. Values for R depend on layout and the number of registers being driven and vary typically between 2k and $10k\Omega$.

POWER SUPPLY DECOUPLING


Adequate power supply decoupling is necessary for satisfactory operation. Decoupling of V⁺ and V⁻ supply lines with at least 0.1 μ F noninductive capacitors as close as possible to each Am0056 is strongly recommended. This decoupling is necessary because of the 1.5 ampere currents which flow during logic transition when charging clock lines.


TABLE I - WORST CASE MAXIMUM DRIVE CAPABILITY FOR Am0056*

Package Type		TO-8 with Heat Sink			TO-8 Mini-D Free Air Soldered					14-Pin DIP Soldered Down	
Max.		P _{Max} mW	1775	1400	1150	900	769	604	460	360	665
Operating Frequency	Duty Cycle	Ambient Temp.	60°C	85°C	60°C	85°C	60°C	60°C 85°C 60°C	85°C	70°C	
100kHz	Ĺ	5%	30k	24 k	19 k	15k	13k	10k	7.5 k	5.1 k	11k
500 kHz	1 1	10%	6.0 k	4.6k	3.8 k	2,9 k	2.5 k	1.9 k	1.4k	1.0k	2k
1 MHz		20%	2.9 k	2.2k	1.8k	1.4k	1,1 k	840	600	420	860
2MHz		25%	1.4k	1.1 k	870	650	540	400	270	190	390
5MHz		25%	560	440	350	260	220	160	110	75	165
10MHz	7 2	25%	280	220	170	130	110	80	55	37	90

^{*}Note: Values in pF and assume both sides in use as non-overlapping 2 phase driver; each side operating at same frequency and duty cycle with $(V^+ - V^-) = 17 V$.

DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)






Distinctive Characteristics

- Single chip clock generator/driver for 8080A compatible CPU
- Power-up reset for CPU
- Ready synchronizing flip-flop
- Status strobe signal
- Oscillator output for external system timing
- Am8224-4 version available for use with 1μsec instruction cycle of Am9080A-4
- military temperature ranges
- Crystal controlled for stable system operation
- Reduces system package count
- Advanced Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

FUNCTIONAL DESCRIPTION

The Am8224 is a single chip Clock Generator/Driver for the Am9080A and 8080A CPU. It contains a crystal-controlled oscillator, a "divide by nine" counter, two high-level drivers and several auxiliary logic functions, including a power-up reset, status strobe and synchronization of ready. Also provided are TTL compatible oscillator and ϕ_2 outputs for external system timing. The Am8224 provides the designer with a significant reduction of packages used to generate clocks and timing for the Am9080A or 8080A for both commercial and military temperature range applications. A high speed version, the Am8224-4, is available for use with the high speed Am9080A-4.

LOGIC DIAGRAM



ORDERING INFORMATION


Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	AM8224DM
Hermetic DIP	0°C to +70°C	D8224
Molded DIP	0°C to +70°C	AM8224PC
Dice	0°C to +70°C	AM8224XC
Hermetic DIP	0°C to +70°C	AM8224-4DC*

^{*} For use with Am9080A-4 with clock period between 250ns and 320ns.

PIN DEFINITION

XTAL 1	CONNECTIONS FOR CRYSTAL
XTAL 2	CONNECTIONS FOR CRISIAL
TANK	USED WITH OVERTONE XTAL
osc	OSCILLATOR OUTPUT
φ ₂ (TTL)	φ ₂ CLK (TTL LEVEL)
V _{CC}	+5.0V
v _{DD}	+12V
GND	ov
RESIN	RESET INPUT
RESET	RESET OUTPUT
RDYIN	READY INPUT
READY	READY OUTPUT
SYNC	SYNC INPUT
STSTB	STATUS STB (ACTIVE LOW)
φ1	4 2220 A /BOBO A CL OCKB
φ ₂	Am9080A/8080A CLOCKS

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

LIC-620

Am8224

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	
V _{CC}	7.5V
V _{DD}	15V
Maximum Output Current ϕ_1 and ϕ_2 (Note 1)	100mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

The Following Conditions Apply Unless Otherwise Noted:


Am8224XC, Am8224-4XC (COM'L) TA = 0°C to +70°C

V_{CC} = 5.0V ± 5%

V_{DD} = 12V ± 5%

arameters	Description	Test Conditions		Min.	(Note 2)	Max.	Units
le	Input Current Loading	V _F = 0.45 V				-0.25	mA
I _R	Input Leakage Current	V _R ≈ 5.25 V				10	μА
	1		COM'L			-1.0	Volts
VC Input Forward Clamp Voltage		I _C = -5.0mA MIL				-1.2	Voics
VIL	Input LOW Voltage	V _{CC} = 5.0 V				8.0	Volts
		Reset input	COM'L	2.6	2.2		}
VIH	Input HIGH Voltage	MIL		2.8	2.2		Volts
		All other inputs		2.0			
VIH-VIL	RESIN Input Hysteresis	V _{CC} = 5.0 V	0.25	0.5		Volts	
V _{OL} Output LOW Voltage		(ϕ_1, ϕ_2) , Ready, Reset, STSTB $I_{OL} = 2.5 \text{mA}$			0.45	Volts	
		All other inputs IOL = 15mA			0.45		
		100	COM, F	9.4	11		
i	ļ	φ ₁ , φ ₂ : l _{OH} = −100μA	MIL	V _{DD} -1.6V V _{DD} -1.0V			1
v _{OH}	Output HIGH Voltage	READY, RESET; IOH = -100µA	COM'L	3.6	4.0		Volts
		HEADT, HESET, TOHTOOLA	MIL	3.35	4.0		
	 	All other outputs; IOH = -1.0mA		2.4	3.0		
Isc	Output Short Circuit Current (All Low Voltage Outputs Only)	V _O = 0 V V _{CC} = 5.0 V		-10		-60	mA
Icc Icc	Power Supply Current	V _{CC} = MAX. (Note 3)			70	115	mA
IDD	Power Supply Current	V _{DD} = MAX.			5.0	12	mA

Notes: 1. Caution: ϕ_1 and ϕ_2 outputs do not have short circuit protection.
2. Typical limits are at V_{CC} = 5.0 V, V_{DD} = 12 V, 25°C ambient and maximum loading.
3. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.



AC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

			Ar	n8224)	CM	Ar	n8 2 24>	(C	Am	8224- 4 (Note 2		
arameters	Description	Test Conditions	Min,	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
^t ø1	φ ₁ Pulse Width		2t _{CY} -23ns			2t _{CY} -20ns			45			
\ \$2	φ ₂ Pulse Width		5tCY 9-35ns			5t _{CY} -35ns			110			
^t D1	φ ₁ to φ ₂ Delay	C _L =20 _P F	0			0			0			
t _{D2}	φ ₂ to φ ₁ Delay	to 50pF	2t _{CY} -17ns			21CY 9 -14n,			35			ns
103	φ ₁ to φ ₂ Delay		21 _{CY}		21CY 9+22ns	2tCY 9		2tCY 9+20ns	55		76	
î _r	φ ₁ and φ ₂ Rise Time				20	i		20		i	20	1
ty	φ ₁ and φ ₂ Fall Time				20			20			20	
[†] Dø2	φ ₂ to φ ₂ (TTL) Delay	φ ₂ (TTL), C _L = 30pF R ₁ = 300Ω R ₂ = 600Ω	-5.0		15	-5.0		15	-5.0		15	ns
†DSS	¢2 to STST8 Delay		6tCY -33ns		6t _{CY}	6tCY _30ns		6tCY 9	137		167	
^t PW	STSTB Pulse Width	STSTB, C _L = 15pF,	t _{CY} 9 -18ns			1CY _15ns			18			ns
†DRS	RDYIN Set-up Time to Status Strobe	R ₁ = 2.0kΩ R ₂ = 4.0kΩ	50ns-41CY			50ns-4t _{CY}			-61			"
^t DRH	RDYIN Hold Time After STSTB		45 _{CY}			41CY 9			111			
^t DR	RDYIN or RESIN to \$2 Delay	Ready and Reset C _L = 10pF R ₁ = 2.0kΩ R ₂ = 4.0kΩ	4t _{CY} -25ns			4tCY _ 25ns			86			ns
tCLK	CLK Period			*CY 9			1 <u>CY</u>			28		
f _{Max} .	Maximum Oscillating Frequency		27			28.12			36			мн
C _{in}	Input Canacitance	V _{CC} = 5.0V V _{DD} = 12V V _{BIAS} = 2.5V f = 1.0MHz			8.0			8.0			8.0	ρF


AC CHARACTERISTICS (For t_{CY} = 488.28ns)

 $T_A = 0^{\circ}C \text{ to +70}^{\circ}C$ $V_{CC} = +5.0 \text{ V } \pm 5\%$ $V_{DD} = +12 \text{ V } \pm 6\%$

arameters	Description	Test Conditions	Min.	Тур.	Max.	Units
र ø1	φ ₁ Pulse Width		89			ns
t _{φ2}	φ ₂ Pulse Width		236			ns
[‡] D1	Delay ϕ_1 to ϕ_2		0			ns
t _{D2}	Delay φ ₂ to φ ₁	φ₁ and φ₂ Loaded C₁ = 20 to 50pF	95			ns
^t D3	Delay ϕ_1 to ϕ_2 Leading Edges	С[- 20 10 30рг	109		129	ns
tr	Output Rise Time				20	ns
tf	Output Fall Time				20	ns
tDSS	φ ₂ to STSTB Delay		296	1	326	ns
¹Dø2	φ ₂ to φ ₂ (TTL) Delay		-5.0		15	ns
tpw	Status Strobe Pulse Width		40			ns
t _{DRS}	RDYIN Set-up Time to STSTB	Ready and Reset Loaded	-167			ns
tDRH .	RDYIN Hold Time After STSTB	C _L ≃ 20 to 5 0 pF	217			ns
[‡] DR	Ready or Reset to ϕ_2 Delay	$R_1 = 2.0 k\Omega$, $R_2 = 4.0 k\Omega$	192			ns
FREQ	Oscillator Frequency				18.432	MHz

Notes: 1. All measurements referenced to 1.5V unless specified otherwise.

^{2.} Am82244 parameter limits are given for tcy = 250ns or an oscillating frequency of 36MHz. Between 28.12MHz and 36MHz min. and max. limits should be ratioed between the calculated Am8224XC limits at 28.12MHz and the given 36MHz parameter limits.



Oscillator

The oscillator circuit derives its basic operating frequency from an external, series resonant, fundamental mode crystal. Two inputs are provided for the crystal connections (XTAL1, XTAL2).

The selection of the external crystal frequency depends mainly on the speed at which the CPU is to be run. Basically, the oscillator operates at 9 times the desired processor speed.

The formula to determine the crystal frequency is:

$$f(XTAL) = \frac{1}{tCY}$$
 times 9

When using crystals above 10MHz a small amount of frequency "trimming" is necessary to produce the desired frequency. The addition of a selected capacitance (20pF - 30pF) in series with the crystal will accomplish this function.

Another input to the oscillator is TANK. This input allows the use overtone mode crystals. This type of crystal generally has a much lower output at its rated frequency and has a tendency to oscillate at its fundamental.

To avoid the unwanted oscillation and increase the desired frequency output it is necessary to provide a parallel tuned resonant circuit of low impedance. The external LC network is connected to the TANK input and is AC coupled. See typical application with Am8228 and Am9080A in Figure 2.

The formula for the LC network is:

$$F = \frac{1}{2\pi \sqrt{LC}}$$

The output of the oscillator is buffered and brought out on OSC (pin 12) so that other system timing signals can be derived from this stable, crystal-controlled source.

Clock Generator

The Clock Generator consists of a synchronous "divide by nine" counter and the associated decode gating to create the waveforms of the two clocks and auxiliary timing signals.

The waveforms generated by the decode gating follow a simple 2-5-2 digital pattern. See Figure 2. The clocks generated; ϕ_1 and ϕ_2 , can best be thought of as consisting of "units" based on the oscillator frequency. Assume that one "unit" equals the period of the oscillator frequency. By multiplying the number of "units" that are contained in a pulse width or delay, times the period of the oscillator frequency, the approximate time in nanoseconds can be derived.

5

The outputs of the clock generator are connected to two high level drivers for direct interface to the CPU. A TTL level phase 2 is also brought out ϕ_2 (TTL) for external timing purposes. It is especially useful in DMA dependent activities. This signal is used to gate the requesting device onto the bus once the CPU issues the Hold Acknowledgement (HLDA).

Several other signals are also generated internally so that optimum timing of the auxiliary flip-flops and status strobe (STSTB) is achieved.




Figure 1. Clock Generator Waveforms.

STSTB (Status Strobe)

At the beginning of each machine cycle the CPU issues status information on its data bus. This information tells what type of action will take place during that machine cycle. By bringing in the SYNC signal from the CPU, and gating it with an internal timing signal (ϕ_{1A}) , an active low strobe can be derived that occurs at the start of each machine cycle at the earliest possible moment that status data is stable-on the bus. The STSTB signal connects directly to the Am8228 System Controller.

The power-on Reset also generates STSTB, but of course, for a longer period of time. This feature allows the Am8228 to be automatically reset without additional pins devoted for this function.

Power-On Reset and Ready Flip-Flops

A common function in microcomputer systems is the generation of an automatic system reset and start-up upon initial power-on. The Am8224 has a built-in feature to accomplish this feature.

An external RC network is connected to the $\overline{\rm RESIN}$ input. The slow transition of the power supply rise is sensed by an internal Schmitt Trigger. This circuit converts the slow transition into a clean, fast edge when its input level reaches a predetermined value. The output of the Schmitt Trigger is connected to a "D" type flip-flop that is clocked with ϕ_{2D} (an internal timing signal). The flip-flop is synchronously reset and an active high level that complies with the microprocessor input spec is generated. For manual switch type system Reset circuits, an active low switch closing can be connected to the RESIN input in addition to the power-on RC network.

The READY input to the CPU has certain timing specifications such as "set-up and hold" thus, an external synchronizing flip-

flop is required. The Am8224 has this feature built-in. The RDYIN input presents the asynchronous "wait request" to the "D" type flip-flop. By clocking the flip-flop with ϕ_{2D} , a synchronized READY signal at the correct input level, can be connected directly to the CPU.




Figure 2. Typical Application with Am8224 and Am9080A.

APPLICATION PRECAUTIONS WHEN USING Am8224 UP TO 36MHz

Usage with Third Harmonic Crystal or Am9080A-4

The use of the Am8224 with a third harmonic crystal requires a minor modification to the external circuitry associated with the Am8224. The changes are as follows:

- Series capacitor in conjunction with the xtal
- Adding a tuned circuit in the "tank" lead
- Tuning of circuit to proper frequency

It is necessary to maintain the crystal activity to a proper level if an xtal controlled circuit is to operate properly. A 20-30pfd capacitor placed in series will help achieve this level in third overtone crystal, while helping to suppress the fundamental mode. The Am8224 has an auxiliary port provided to allow for a tuned circuit. This tuned circuit eliminates the tendency of the circuit to oscillate at the crystal's fundamental. The tank or tuned circuit must have the following properties:

- It must be parallel resonant at the crystal frequency (third order).
- The off resonance impedance must be low enough to spoil the AC gain of the Am8224.
- 3. The circuit must be DC decoupled (or returned to V_{CC}) at a low impedance (substantially below 100Ω).

All frequency determining components must be in close proximity to the Am8224. Insert crystal and tune tank for best waveform at Pin 12 (OSC). If counter is available, adjust for match of crystal marking. The circuit in Figure 3 will accomplish the above result for the 36MHz range.




Figure 3.

C₁ = E.F. Johnson 275-0430-005 5-30pF Trimmer or Equiv.

L₁ = J.W. Miller Inductor 9230-08

VCC Ground


Due to the nature of our device (fast switching, higher voltage) it is necessary to provide a bypass capacitor from VCC to ground in the immediate proximity of the Am8224. This insures proper operation of the device while reducing noise spiking on adjacent circuits.

Resin Bypass


The use of a high impedance capacitor for timing R-C, and/or timing components remotely located from the Am8224 device may cause a disturbance to occur during the linear transition region. The capacitor for this function should be of the ceramic type and a value of 1000pF or greater.

This can be cured by placing a >1000pfd ceramic capacitor from Resin (Pin 2) to Ground (Pin 8) in the immediate proximity of the device. This will allow the timing R-C to be placed at will.

APPLICATIONS




The Am8224 can be driven from an external source of frequency by connecting as shown and driven with approximately 500mV over a wide frequency range.



The Am8224 can oscillate without a xtal by placing a small value capacitor (10 \rightarrow 200pF) in place of a crystal.

Metallization and Pad Layout




DIE SIZE 0.085" X 0.084"

Am8228 · Am8238

System Controller and Bus Driver for 8080A Compatible Microprocessors

Distinctive Characteristics

- Multi-byte instruction interrupt acknowledge
- Selectable single level vectored interrupt (RST-7)
- 28-pin molded or hermetic DIP package
- Single chip system controller and data bus driver for Am9080/8080A systems
- Am8238-4 high speed version available for use with 1µsec instruction cycle of Am9080A-4
- Bi-directional three-state bus driver for CPU independent operation
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- Available in military and commercial temperature range
- Am8238 has extended IOW/MEMW pulse width



MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	−55°C to +125°C
Supply Volatge to Ground Potential (Pin 28 to Pin 14) Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max.
DC Input Voltage	-1.5V to +7.0V
DC Output Current, Into Outputs	50mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS The Following Conditions Apply Unless Otherwise Noted:

 $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CCMIN.} = 4.50V$ $V_{CCMAX.} = 5.50V$ $V_{CCMAX.} = 5.50V$ $V_{CCMAX.} = 5.25V$ Am8228XM, Am8238XM Am8228XC, Am8238XC, Am8238-4XC

arameters	ACTERISTICS OVER OPERATING Description		Test Conditions (Note 2)			Min.	Typ. (Note 1)	Max.	Units
			40.0	0.0	MIL	3.35	3.8		
Voн	Output HIGH Voltage	VCC = MIN.	. OH = −10μA	D ₀ -D ₇	COM'L	3.6	3.8		Volts
			I _{OH} = -1.0mA	All other	outputs	2.4			ĺ
VOL	Output Low Voltage	Voc = MIN	IOL = 2.0mA	D0-D7				0.45	Volts
VOL Output Low Voltage		ACC - MIIA.	IOL = 2.0mA	All other outputs				0.45	VOIS
V _C	Input Clamp Voltage (All Inputs)	VCC = MIN., IC = -5.0mA					-0.75	-1.0	Volts
V _{TH}	Input Threshold Voltage (All Inputs)	V _{CC} = 5.0V				0.8		2.0	Volts
		STSTB						-500	
JΕ	Input Load Current	VCC = MAX	C = MAX., VF = 0.45V		D ₂ and D ₆			-750	μА
(All other inputs					-250	1	
JB	Input Leakage Current	V MAY	V- ~ E 25V	DB0-D	37			20	
'H	mput Leakage Current	VCC = MAX., VR = 5.25V All other inputs			inputs			100	μА
INT	INTA Current	See INTA tes	st circuit					5.0	mA
lo(off)	Offstate Output Current (All Control Outputs)	VCC = MAX			100				
·0(0FF)		V _O = 0.45V					-100	μΑ	
los	Short Circuit Current (All Outputs)	V _{CC} = 5.0V				-15		-90	mΑ
Icc	Power Supply Current	V _{CC} = MAX.				140	190	mA	


AC CHARACTERISTICS OVER OPERATING TEMPERATURE RAI			C CHARACTERISTICS VER OPERATING TEMPERATURE RANGE Test			Am8228XM/ Am8238XM Typ.			Am8228XC/ Am8238XC Typ.			Am8238-4XC Typ.		
Parameters	Description		Conditions	Min.		Max.	Min.		Max.	Min.	(Note 1)	Max.	Units	
tpw	Width of Status Strobe			22	T		22			22			ns	
tss	Set-up Time, Status Inputs Do-D7			12			8.0			8.0			ns	
tSH	Hold Time, Status Inputs Do-D7			5.0			5,0			5.0			ns	
	Oelay from STSTB to MEMR			20	30	60	20	30	60	20	30	40		
1 E	Delay from STSTB to INTA, IOR		1	20	30	60	20	30	60	20	30	45	ns	
¹DC	Delay from STSTB to all other Control Signals		CL = 100pf	20	30	60	20	30	60	20	30	60	115	
tRA	Delay from DBIN to Control Outp	outs	1		15	35		15	30		15	30	ns	
†RE	Delay from DBIN to	Enable			25	45		25	45		12	20		
'RE	8080A Bus	Disable	C ₁ = 25pF		25	45		25	45		25	35	ns	
₹ R O	Delay from System Bus to 8080A Bus During Read				15	30		15	30		15	20	ns	
twn	Delay from WR to Control Outpu	ts		5.0	20	45	5.0	20	45	5.0	20	45	กร	
tWE	Delay to Enable System Bus DB0- After STSTB	DB ₇			25	36		25	30		25	30	ns	
twp	Delay from 8080A Bus D ₀ -D ₇ to System Bus DB ₀ -DB ₇ During Writ	e	C _L = 100pF	5.0	20	40	5.0	20	40	5.0	20	40	ns	
tE	Delay from System Bus Enable to System Bus DB ₀ -DB ₇				25	35		25	30		20	30	ns	
tHD	HLDA to Read Status Outputs		1		15	28		15	25		15	25	ns	
^t DS	Set-up Time, System Bus Inputs to	HLDA		10			10			10		-	ns	
tDH	Hold Time, System Bus Inputs to	HLDA		20			20			20			ns	


Notes: 1. Typical values are for T_A = 25°C and nominal supply voltages.
2. For conditions shown as MIN. or MAX., use the appropriate value specified under electrical characteristics for the applicable device type.

Am8228 • Am8238

CAPACITANCE (This parameter is periodically sampled and not 100% tested.)

		, dampied and not room toxically		Typ.			
Parameters	Description	Test Conditions	Min.	(Note 1)	Max.	Units	
CIN	Input Capacitance	V 250 V 250		8.0	12	pF	
COUT Output Capacitance Control Signals		$V_{BIAS} = 2.5 \text{ V}, V_{CC} = 5.0 \text{ V}$ $T_{\Delta} = 25^{\circ}\text{C}, f = 1.0 \text{ MHz}$		7.0	15	pF	
1/0	I/O Capacitance (D or DB)	1 A - 25 C, 1 - 1.0 MH2		8.0	15	ρF	





FUNCTIONAL DESCRIPTION

Bi-Directional Bus Driver: An eight-bit, bi-directional bus driver is provided to buffer the Am9080A/8080A data bus from Memory and I/O devices. The Am9080A data bus has an input requirement of *3.0 volts (min) and can drive (sink) a current of at least 3.2mA. The Am8228 • Am8238 data bus driver matches these input requirements and provides enhanced noise immunity. The output drive is set for 10mA typical for Memory and I/O devices.

The Bi-Directional Bus Drive is controlled by signals from the Gating Array for proper bus flow and the outputs can be forced to high impedance state (three-state) for DMA activities.

Status Latch: The Am8228 ● Am8238 stores the status information in the Status Latch when the STSTB input goes "LOW". The output of the Status Latch is connected to the Gating Array and is part of the Control Signal generation.

Gating Array: The Gating Array generates control signals (MEM R, MEM W, I/O R, I/O W and INTA) by gating the outputs of the Status Latch Am9080A signals; i.e., DBIN, WE, and HLDA.

*The 8080A has an input requirement of 3.3V and çan drive a maximum current of 1.9mA.

The "read" control signals (MEM R, I/O R and INTA) are derived by combinational logic from Status Bit and the DBIN input.

The "write" control signals (MEM W, I/O W) are similarly derived from the Status Bits and the WR input.

All Control Signals are "active LOW" and directly interface RAM, ROM and I/O components.

The INTA control signal is normally used to gate the "interrupt instruction port" onto the bus. It also provides a special feature in the Am8228 • Am8238. If only one basic vector is needed in the interrupt structure, the Am8228 • Am8238 can automatically insert a RST 7 instruction onto the bus. To use this option, connect the INTA output of the Am8228 • Am8238 (pin 23) to the +12 volt supply through a series resistor (1k ohms). The voltage is sensed internally by the Am8228 • Am8238 and logic is "set-up" so that when the DBIN input is active, a RST 7 instruction is gated on to the bus when an interrupt is acknowledged.

When using a multiple byte instruction as an Interrupt Instruction, the Am8228 ■ Am8238 will generate an INTA pulse for each of the instruction bytes.


The BUSEN (Bus Enable) input of the Gating Array is an asynchronous input that forces the data bus output buffers and control signal buffers into their high-impedance state if it is a "HIGH". If BUSEN is a "LOW", normal operation of the data buffer and control signals take place. This facilitates CPU independent bus operations such as direct memory access.

DEFINITION OF FUNCTIONAL TERMS

D7-D0	Data bus to-from Am9080A/8080A
DB_7-DB_0	Data bus to-from user system
I/OR	Input/output read strobe output active LOW
I/OW	Input/output write strobe output active LOW
MEM R	Memory read strobe, output, active LOW
MEM W	Memory write strobe, output, active LOW
DBIN	Data bus input strobe, input active HIGH
INTA	Interrupt acknowledge strobe, input, active LOW
HLDA	Hold input from Am9080A/8080A active HIGH
WR	Write input strobe, active HIGH
BUSEN	BUS ENABLE INPUT, input, 3-state output control, active LOW for 3-state out
STSTB	Status Strobe, input, strobes status on data

Metallization and Pad Layout

bus into status latch, active LOW




LOADING RULES

Signal	Pin No.	mput Load	Output Sink	Output Source	
D ₀	15	250µA	2mA	-10µA	
D ₁	17	250μΑ	2mA	-10µA	
D ₂	12	750µA	2mA	-10µA	
D ₃	10	250µA	2mA	-10µA	
D ₄	6	250μΑ	2mA	-10μA	
D ₅	19	250µA	2mA	-10µA	
D ₆	21	750µA	2mA	-10µA	
D ₇	8	250µA	2mA	-10µA	
DB ₀	13	250µA	10mA	-1mA	
DB ₁	16	250µA	10mA	-1mA	
DB ₂	11	250μΑ	10mA	-1mA	
DB ₃	9	250µA	10mA	-1mA	
DB ₄	5	250µA	10mA	-1mA	
D85	18	250µA	10mA	-1mA	
DB ₆	20	250μΑ	10mA	-1mA	
DB ₇	7	250µA	10mA	-1mA	
STSTB	1	500µA	_	_	
DBIN	_ 4	250µA			
WR	3	250µA			
HLDA	2	250µA	***		
MEM R	24		10mA	-1mA	
MEM W_	26		10mA	-1mA	
I/OR	25	_	10mA	-1mA	
IOW	27		10mA	-1mA	
BUSEN	22	250µA	_	_	
INTA	23	-	10mA	-1mA	
GND	14				
Vcc	28				

STATUS WORD CHART

			TYPE OF MACHINE CYCLE									
Data Bus Bit	Status Information	Instruction Fetch	Memory Read	Memory Write	Stack Read	Stack Write	Input Read	Output Write	Interrupt Acknowledge	Halt Acknowledge	Interrupt Acknowledge While Halt	
		1	2	3	4	9	6	7	8	9	10	N STATUS
D ₀	INTA	0	0	0	0	0	0	0	1	0	1	WORD
D ₁	WO	1	1	0	1	0	1	0	1	1	1	
D_2	STACK	0	0	0	1	1	0	0	0	0	0	
D ₃	HLTA	0	0	0	0	0	0	0	0	1	11	
D ₄	OUT	0	0	0	0	0	0	1	0	0	0	
D ₅	M ₁	1	0	0	0	0	0	0	11	0	11	
D ₆	INP	0	0	0	0	0	1	0	0	0	0	
D ₇	MEM R	1	1	0	1	0	0	0	0	1	0	
												INTA (NONE) INTA ITOW I/O W I/O R MEM W MEM R MEM W MEM R MEM R MEM R



Operational Amplifiers - Section VI

Am101/201/301	Operational Amplifier	6-1
Am101A/201A/301A	Operational Amplifier	6-5
Am102/202/302	Voltage Follower	6-10
Am107/207/307	Frequency Compensated Operational Amplifier	6-14
Am108/208/308	Operational Amplifier	6-18
Am108A/208A/308A	Operational Amplifier	6-18
Am110/210/310	Voltage Follower	6-22
Am112/212/312	Compensated, High-Performance Operational Amplifier	6-26
Am118/218/318	High-Speed Operational Amplifier	6-30
Am124/224/324	Quad Operational Amplifier	6-36
Am124A/224A/324A	Quad Operational Amplifier	6-36
Am148/248/348	Quad 741 Operational Amplifier	6-41
Am149/249/349	Quad 741 Operational Amplifier	6-41
LF155/255/355	Monolithic JFET Input Operational Amplifier	6-43
LF155A/255A/355A	Monolithic JFET Input Operational Amplifier	6-43
LF156/256/356	Monolithic JFET Input Operational Amplifier	6-43
LF156A/256A/356A	Monolithic JFET Input Operational Amplifier	
LF157/257/357	Monolithic JFET Input Operational Amplifier	6-43
LF157A/257A/357A	Monolithic JFET Input Operational Amplifier	6-43
Am216/316	Compensated, High-Performance Operational Amplifier	6-51
Am216A/316A	Compensated, High-Performance Operational Amplifier	6-51
Am715/715C	High-Speed Operational Amplifier	6-55
Am725/725C	Instrumentation Operational Amplifier	6-59
SSS725/725B/725E	High-Performance Operational Amplifier	6-64
Am741/741A/741C/741E	Frequency-Compensated Operational Amplifier	6-70
SSS741/741C	High-Performance Operational Amplifier	6-64
Am747/747A/747C/747E	Dual Frequency-Compensated Operational Amplifier	6-77
SSS747/747C	Dual 741 Operational Amplifier	6-64
Am748/748C	Operational Amplifier	6-84
Am1501	Dual Operational Amplifier	6-90
Am1558/1458	Dual Frequency-Compensated Operational Amplifier	
LH2101A/LH2201A/	•	
I H2301A	Dual Operational Amplifier	6-99

Am101/201/301

Operational Amplifiers


Description: The Am101/201/301 monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the National LM101, and LM201. They are available in the hermetic TO-99 metal can, dual-inline packages, and flat packages.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883 Class B.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION

The Am101/201/301 are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor.



APPLICATIONS



INPUT/OUTPUT OVERLOAD PROTECTION

If an input is driven from a low-impedance source, a series resistor, R, should be used to limit the peak instantaneous output current of the source to less than 100 mA. A large capacitor (>0.1_xF) is equivalent to a low source impedance and should be protected against by an isolation resistor.

The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output vis limiting resistors R, or R.

The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high peak current rating connected to the device supply lines.

ORDERING	INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	DIP	0°C to +70°C	LM301D
Am301	Metal Can	0°C to +70°C	LM301H
	Dice	0°C to +70°C	LD301
Am201	DIP	-25°C to +80°C	LM201D
7.1112U1	Metal Can	–25°C to +80°C	LM201H
	DIP	-55°C to +125°C	LM101D
Am101	Metal Can	-55°C to +125°C	LM101H
	Dice	-55°C to +125°C	LD101

CONNECTION DIAGRAMS Top Views Dual-in-Line Metal Can FRIO COMP APPLIANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 1 12 COMP B ANALANCE 2 2 2 COMP B (2) On OIP, pin 6 is connected

to bottom of package.
(3) On Flat Package, pin 5 ia connected to bottom of package

Am101/201/301

MAXIMUM RATINGS

Supply Voltage	±22V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range Am 101 Am 201 Am 301	-55°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300.0


Parameter			Am301			Am 101 Am 201		
see definitions)	Conditions	Min	Тур	Max	Min_	Тур	Max	Units
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	7.5		1.0	5.0	mV
Input Offset Current			100	500		40	200	nA
Input Bias Current			250	1500		120	500	nA
Input Resistance		0.1	0.4		0.3	0.8		MΩ
Supply Current	V _S = ±20V		1.8	3.0		1.8	3.0	mA
Large Signal Voltage Gain	$V_{S} = \pm 15 \text{V,V}_{\text{OUT}} = \pm 10 \text{V,}$ $R_{L} > 2 \text{ k}\Omega$	20	150		50	160		V/mV
The Following Specifications App	ly Over The Operating Temperature	Ranges		_				
Input Offset Voltage	$R_{\rm S} \leq 10 k\Omega$			10			6.0	m∨
Input Offset Current	$T_{A} = T_{A \text{ (min)}}$ $T_{A} = T_{A \text{ (max)}}$		150 50	750 400		100 10	500 200	nA nA
Input Bias Current	T _A = T _{A (min)}		0.32	2		0.28	1.5	μА
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V},$ $R_L > 2 \text{ k}\Omega$	15			25			V/mV
Input Voltage Range	$V_S = \pm 15 \text{ V}$	±12			±12			V
Common Mode Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	65	90		70	90		dB
Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	70	90	_	70	90		dB
Output Voltage Swing	$V_S = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega,$ $R_L = 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V
Supply Current	T _A = +125°C V ₅ = ±20 V	7				1.2	2.5	mA


Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V and C₁ = 30 pF.


6

GUARANTEED PERFORMANCE CURVES

(Curves apply over the Operating Temperature Ranges)











LIC-638


PERFORMANCE CURVES

























FREQUENCY COMPENSATION CIRCUITS


Single Pole Compensation

Two Pole Compensation

Feedforward Compensation









LIC-844

Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.

Compensating for Stray Input Capacitance/Large Feedback Resistance






LtC-643

The values given for the frequency compensation capacitor guarantee stability only for source resistances less than $10k\Omega$, stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.

Metallization and Pad Layout



49 x 56 Mils

Am101A/201A/301A

Operational Amplifiers


Description: The Am101A, Am201A and Am301A monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the National LM101A, LM201A, and LM301A. They are available in the hermetic TO-99 metal can, dual-in-line, and flat packages.

Distinctive Characteristics: 100% reliability ssurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION

The Am101A/Am201A/Am301A are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor. The combination of low-input currents, low-offset voltage, low noise, and versatility of compensation classify the Am101A/Am201A/Am301A amplifiers for low level and general purpose applications.



APPLICATIONS INPUT/OUTPUT OVERLOAD PROTECTION



If an input is driven from a low-impedance source, a series resistor, R_1 should be used to limit the peak instantaneous output current of the source to less than 100 mA. A targe capacitor (>0.1 μ F) is equivalent to a low-source impedance and should be protected against by an isolation resistor.

The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors R_a or R_c.

The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high peak current rating connected to the device supply lines.

ORDERING INFORMATION					
Part	Package	Temperature	Order		
Number	Type	Range	Number		
Ат301А	DIP	0°C to +70°C	LM301AD		
	Metal Can	0°C to +70°C	LM301AH		
	Molded DIP	0°C to +70°C	LM301AN		
	Dice	0°C to +70°C	LD301A		
Am201A	DIP	-25°C to +85°C	LM201AD		
	Metal Can	-25°C to +85°C	LM201AH		
	Flat Pak	-25°C to +85°C	Lm201AF		
Am101A	DIP	-55°C to +125°C	LM101AD		
	Metal Can	-55°C to +125°C	LM101AH		
	Flat Pak	-55°C to +125°C	LM101AF		
	Dice	-55°C to +125°C	LD101A		

CONNECTION DIAGRAM Top Views Dual-In-Line Dual-In-Line Metal Can FRIG COMP A SALANCE SA

Am101A/201A/301A

MAXIMUM RATINGS


Am 101A, 201A	±22V
Am301A	±18V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range Am 101A Am 201A Am 301A	-55°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (Note 3)

••			lm 301	٨		Am 101 Am 201		
Parameter see definitions)	Conditions	Min	Typ	Max	Min	Typ	Max	Units
Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$	1	2.0	7.5		0.7	2.0	mV
Input Offset Current			3	50		1.5	10	nA
Input Blas Current			70	250		30	75	nA
Input Resistance		0.5	2		1.5	4		MΩ
Supply Current	$V_S = \pm 20V$ $V_S = \pm 15V$		1.8	3.0		1.8	3.0	mA mA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V},$ $R_L > 2 \text{ k}\Omega$	25	160		50	160		V/mV
Slew Rate	$V_S = \pm 20V, A_V = +1$		0.5			0.5		V/µs
Input Offset Voltage Input Offset Current	$R_{\rm S} \leq 50 \ k\Omega$		_	_10 _70			3.0 20	mV nA
The Following Specifications Apply Input Offset Voltage		re Ranges		 10	Ţ-		3.0	mV
Average Temperature	$T_{A(min)} \leq T_A \leq T_{A(max)}$	1	6.0	30	1	3.0	15	μV/°C
Coefficient of Input Offset Voltage Average Temperature Coefficient of Input Offset Current	$25^{\circ}C \leq T_{A} \leq T_{A \text{ (max)}}$ $T_{A \text{ (min)}} \leq T_{A} \leq 25^{\circ}C$		0.01 0.02	0.3 0.6	-	0.01 0.02	0.1 0.2	nA/°C
Input Bias Current				300			100	nA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V},$ $R_L > 2 \text{ k}\Omega$	25			25			V/mV
Input Voltage Range	$V_S = \pm 20 \text{ V}$ $V_S = \pm 15 \text{ V}$	+15, -12		***	±15			V
Common Mode Rejection Ratio	$R_S \leq 50 \text{ k}\Omega$	70	90		80	96		dB
Supply Voltage Rejection Ratio	$R_S \leq 50 \text{ k}\Omega$	70	96		80	96	_ 7	dB
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$, $R_L = 2 \text{ k}\Omega$,	±12 ±10	±14 ±13	_	±12 ±10	±14 ±13		V
Supply Current	$T_A = +125^{\circ}C V_S = \pm 20 V$					1.2	2.5	mA

Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.

For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the 101A and 201A, and from ±5 V to ±15 V for the 301A.




LIC-652


FREQUENCY COMPENSATION CIRCUITS

Single Pole Compensation R2 VINO R3 Amtota FREG. COMP. R1 C1 $\geq \frac{R_1 C_1}{R_1 + R_2}$

Two Pole Compensation



Feedforward Compensation



LIC-650 Figure 3

LIC-648


LIC-651

Figure 1

Figure 2

Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.

Compensating for Stray Input Capacitance/Large Feedback Resistance



Isolating Large Capacitive Loads





Figure 5


Figure 4


The values given for the frequency compensation capacitor guarantee stability only for source resistances less than 10kR, stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.




GUARANTEED PERFORMANCE CURVES (Note 3)


(Curves apply over the Operating Temperature Ranges)











PERFORMANCE CURVES (Note 3)

















Am102/202/302

Voltage Follower

Distinctive Characteristics

 The Am102/202/302 are functionally, electrically, and pin-for-pin equivalent to the National LM102/ 202/302

Slew rate: 20V/μs


Small signal bandwidth: 20MHz

Input current: 100nA max. over temperature

- Supply voltage range: ±5.0V to ±18V
- 100% reliability assurance testing in compliance with MIL-STD-883
- Electrically tested and optically inspected dice for hybrid manufacturers
- Available in metal can, hermetic dual-in-line or hermetic flat packages


FUNCTIONAL DESCRIPTION

The Am102/202/302 is a monolithic Operational Amplifier internally connected as a unity gain non-inverting amplifier. This circuit is ideal for such applications as fast sample and hold circuits, active filters, or as a general purpose buffer. Super-beta transistors are used allowing the devices to operate at very low input currents without sacrificing speed. It may be used to replace conventional op amps such as 101 and the 741 in voltage follower applications; where lower offset voltage, drift, bias current, noise, plus higher speed and a wider operating voltage range is desirable.




TYPICAL APPLICATION

Fast Integrator With Low-Input Current



ORDERING INFORMATION					
Part	Package	Temperature	Order		
Number	Type	Range	Number		
Am302	TO-99	0°C to +70°C	LM302H		
	Hermetic DIP	0°C to +70°C	LM302D		
	Dice	0°C to +70°C	LD302		
Am202	TO-99	-25°C to +85°C	LM202H		
	Hermetic DIP	-25°C to +85°C	LM202D		
Am102	TO-99	-55°C to +125°C	LM102H		
	Hermetic DIP	-55°C to +125°C	LM102D		
	Flat Pak	-55°C to +125°C	LM102F		
	Dice	-55°C to +125°C	LD102		



MAXIMUM RATINGS

Supply Voltage	±18V
Internal Power Dissipation (Note 1)	500mW
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
Am102	-55°C to +125°C
Am202	-25°C to + 85°C
Am302	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 60 sec)	300°C


ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise specified) (Note 4)

	113 1103 (1) = 25 C uniess otherwise		Am302			Am102 Am202		
arameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage			2.5	15		2.0	5.0	m∨
Input Bias Current			2.0	30		3.0	10	nA
Input Resistance		103	106		104	106		MΩ
Input Capacitance			1.5			1.5		pF
Large-Signal Voltage Gain	R _L = 8.0kΩ, V _{OUT} = ±10V, V _S = ±15V	0.9985	0.9995		0.999	0.9996		V/V
Output Resistance			0.75	2.5		0.8	2.5	Ω
Supply Current			3.9	5.5		3.9	5.5	mA
Slew Rate	V _S = ±15V, V _{IN} = ±10V, R _L = 10kΩ		20			20		V/µs
The Following Specifications Ap	ply Over The Operating Temperature F	Range						
Input Offset Voltage				10.0		T	7.5	mV
Input Bias Current				10.0		30	100	nΑ
Large-Signal Voltage Gain	R _L = 10kΩ, V _{OUT} = ±10V, V _S = ±15V	0.9985	_		0.999		,	V/V
Output Voltage Swing (Note 5)	$R_L = 10k\Omega, V_S = \pm 15V$	±10			±10			V
Supply Current	TA = +125°C					2.0	4.0	mA
Supply Voltage Rejection Ratio	±5.0V < V _S < ±18V	60			70	1 1		dB
	0°C ≤ TA < +70°C	_	20					μV/°C
Average Temperature Coefficient of Input Offset Voltage	-55° C < T _A < +85° C					6.0		μV/°C
Total	+85°C < TA < +125°C			_		12		ע√/°0


- Notes: 1. Derate Metal Can package 6.8mW/°C for operation at ambient temperatures above 75°C, the Dual-In-Line at 9.0mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4mW/°C for operation at ambient temperatures above 57°C.
 - 2. For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.
 - 3. To prevent damage when the output is shorted, it is necessary to insert a resistor larger than 2.0kΩ in series with the input. Continuous short circuit is allowed for case temperatures to +125°C and ambient temperatures to +70°C for the 102/202. For 302, the corresponding temperatures are +70°C and +55°C respectively.


 - are 1700 Competitions of the specifications apply for supply voltages from 25.0V to 218V.


 5. Greater output voltage swing can be obtained by connecting a resistor from booster terminal to V—.





TYPICAL PERFORMANCE CURVES


































Offset Nulling Circuit




Differential Input Instrumentation Amplifier

LIC-660




Fast Inverting Amplifier With High Input Impedance



LIC-663

Metallization and Pad Layout

APPLICATIONS



40 x 40 Mils

Frequency Compensated Operational Amplifier


Description: The Am107/207/307 Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the National LM107/207/307. They are available in the hermetic metal can, flat package, and dual-in-line packages.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.


FUNCTIONAL DESCRIPTION

The Am107/207/307 monolithic operational amplifiers are internally frequency compensated and input/output overload protected. These differential input, class AB output amplifiers are intended to provide high accuracy and lower noise in high impedance applications. The Am107/207/307 provide improved electrical parameters and are pin-for-pin replacements for the 709, 101, 101A and 741 in most applications.



APPLICATIONS

Input/Output Protection



If an input is driven from a low-impedance source, a series resistor, \mathbf{R}_1 should be used to limit the peak instantaneous output current of the source to less than 100 mA. A large capacitor ($>0.1\mu\mathrm{F}$) is equivalent to a low source impedance and should be protected against by an isolation resistor .

The amplifier output is protected against damage from shorts to ground or to the power supplies by device design. Protection of the output from voltages exceeding the specified operating power supplies can be obtained by isolating the output via limiting resistors $R_{\rm s}$ or $R_{\rm s}$.

The power supplies must never become reversed, even under transient conditions. Reverse voltages as low as 1 volt can cause damage through excessive current. This hazard can be reduced by using clamp diodes of high-peak current rating connected to the device supply lines.


Dual-In-Line


LIC-665

ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	DIP	0°C to +70°C	LM307D
Am307	Metal Can	0°C to +70°C	LM307H
	Dice	0°C to +70°C	LD307
	DIP	-25°C to +85°C	LM207D
Am207	Metal Can	–25°C to +85°C	LM207H
	Flat Package	–25°C to +85°C	LM207F
	DIP	-55°C to +125°C	LM107D
Am107	Metal Can	-55°C to +125°C	LM107H
Amiu/	Flat Package	-55°C to +125°C	LM107F
	Dice	-55°C to +125°C	LD107

CONNECTION DIAGRAMS Top View





NOTES:

- (1) On Metal Can,
- pin 4 is connected to case.
 (2) On DIP, pin 6 is connected
- (2) On DIP, pin 6 is connected to bottom of package.
- (3) On Flat Package, pin 5 is connected to bottom of package

MAXIMUM RATINGS

Supply Voltage Am107, Am 207, Am307	±22V ±18V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range Am107 Am207 Am307	-55°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C unless otherwise specified) (Note 3)

	. ,		, (•		Am107		
Parameter see definitions)	0 4141		Am307			Am207		
	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	$R_{\rm S} \leq 50 \text{ k}\Omega$		2.0	7.5		0.7	2.0	mV
Input Offset Current			3	50		1.5	10	nA
Input Bias Current			70	250	i !	30	75	n A
Input Resistance		0.5	2		1.5	4		MΩ
Supply Current	$V_{S} = \pm 20V$ $V_{S} = \pm 15V$		1.8	3.0		1.8	3.0	mA mA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V},$ $R_L \ge 2 \text{ k}\Omega$	25	160		50	160		V/mV
Slew Rate	$R_{L} \geq 2 k\Omega$	0.2	0.5		0.2	0.5		V/µs
Input Offset Voltage Input Offset Current	$R_{\rm S} \leq 50 \text{ k}\Omega$			10 70			3.0 20	mV nA
The Following Specifications Apply	y Over The Operating Temperatur	e Ranges			-	-	_	• <u></u>
Average Temperature	$T_{A(min)} \leq T_A \leq T_{A(max)}$		6.0	30		3.0	15	μV/°C
Coefficient of Input Offset Voltage		.]						
Average Temperature Coefficient of Input Offset Current	25°C ≤ T _A ≤ T _{A (mex)}		0.01 0.02	0.3 0.6		0.01 0.02	0 1 0.2	nA/°C
Input Bias Current	$T_{A \text{ (min)}} \leq T_{A} \leq 25^{\circ}\text{C}$. 0.02	300		- 0.02	100	nA
Large Signal Voltage Gain	$V_S = \pm 15 \text{V}, \ V_{OUT} = \pm 10 \text{V}, \ R_t > 2 \text{k}\Omega$	25			25			V/mV
Input Voltage Range	V _S = ±20 V V _S = ±15 V	+15, -12			±15			V V
Common Mode Rejection Ratio	$R_s \le 50 \text{ k}\Omega$	70	90		80	96		dB
Supply Voltage Rejection Ratio	$R_{\rm S} \le 50 \text{ k}\Omega$	70	96		80	96		dB
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10 \text{ k}\Omega$, $R_L = 2 \text{ k}\Omega$,	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V V
Supply Current	TA = +125°C Vs = ±20 V		-			1.2	2.5	mA


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 75°C.


2. For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.


3. Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the Am107 and Am207 and from ±5 V to ±15 V for the Am307.

GUARANTEED PERFORMANCE CURVES (Note 3)


(Curves apply over the Operating Temperature Ranges)











PERFORMANCE CURVES (Note 3)



























6


ADDITIONAL APPLICATION INFORMATION

Stray input Capacitance/Large Feedback Resistance



LIC-668


Large Capacitive Loads



LIC-669

Stability is guaranteed for source resistances less than 10 k Ω , stray capacitances on the summing junction less than 5 pF, and capacitive loads smaller than 100 pF. If any of these conditions is not met, lead capacitors may be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads. Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card.

Metallization and Pad Layout



Am108/208/308·Am108A/208A/308A

Operational Amplifiers


Description: The 108, 208, 308, 108A, 208A and 308A monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalents to the National LM108, LM208, LM308, LM108A, LM208A and LM308A. They are available in the hermetic TO-99 metal can, dual-in-line, and flat packages.


Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.


FUNCTIONAL DESCRIPTION


These differential input, precision amplifiers provide low input current and offset voltage competitive with FET and chopper stabilized amplifiers. They feature low power consumption over a supply voltage range of ±2V to ±20V. The amplifiers may be frequency compensated with a single external capacitor and are pin-for-pin interchangeable with the 101A/201A/301A. The 108A, 208A, and 308A are high performance selections from the 108/208/308 amplifier family.





APPLICATIONS Connection of Input Guards





INVERTING AMPLIFIER

FOLLOWER
LIC-672
*Use to compensate for large source resistances.

NOTE: $\frac{R_1}{R_1 + R_2}$ Must be LOW impedance

NON-INVERTING AMPLIFIER

ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am308	Hermetic DIP	0 C to +70 C	LM308D
	TO 99	0 C to +70 C	LM308H
	Molded DIP	0 C to +70 C	LM308N
	Dice	0 C to +70 C	LD368
Am308A	Hermetic DIP	0 C to +70 C	LM308AD
	TO 99	0 C to +70 C	LM308MH
	Molded DIP	0 C to +70 C	LM308MJ
	Dice	0 C to +70 C	LM308A
Am208	Hermetic DIP	-25°C to +85°C	LM208D
	TO 99	-25°C to +85°C	LM208H
Am208A	Hermetic DIP	-25°C to +85°C	LM208AD
	TO:99	-25°C to +85°C	LM208AH
Am108	Hermetic DIP	-55 °C to +125 °C	LM108D
	TO-99	-55 °C to +125 °C	LM108H
	Dice	-55 °C to +125 °C	LD108
Am108A	Hermetic DIP	-55 °C to +125 °C	LM108AD
	TO 99	-55 °C to +125 °C	LM108AH
	Dror	-55 °C to +125 °C	LD108A

CONNECTION DIAGRAMS Top Views

Flat Package

FREC

INVERTING OF THE PROPERTY OF T

Metal Can

LIC-673

NOTES:

- (1) On Metal Can, pln 4 is connected to case.
- (2) On DIP, pin 7 is connected to bottom of package.
- (3) On Flat Package, pin 6 is connected to bottom of package. LIC-674

MAXIMUM RATINGS

Supply Voltage	
Am108, 208, 108A, 208A,	±20 V
Am308, 308A	±18 V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Current (Note 2)	±10 mA
Input Voltage (Note 3)	±15 V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
Am108, 108A	-55°C to +125°C
Am208, 208A	-25°C to +85°C
Am308, 308A	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERIS Parameter	(· X == == = =======		Am3(m30	8A	-	Am1(Am2(_		m108 m208		
see definitions)	Conditions	Min.	Typ.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage			2.0	7.5		0.3	0.5		0.7	2.0		0.3	0.5	mV
Input Offset Current			0.2	1.0	Γ-	0.2	1.0	1 -	0.05	0.2		0.05	0.2	nA
Input Blas Current		1	1.5	7		1.5	7		0.8	2.0		0.8	2.0	nA
Input Resistance		10	40		10	40		30	70		30	70		МΩ
Supply Current	$V_S = \pm 20 \text{ V} $ $V_S = \pm 15 \text{ V}$	*	0.3	0.8		0.3	0.8	ļ · · · · -	0.3	0.6		0.3	0.6	mA
Large Signal Voltage Gain	$\begin{aligned} V_{S} &= \pm 15 \text{ V, V}_{OUT} = \pm 10 \text{ V,} \\ R_{L} &\geq 10 \text{ k}\Omega \end{aligned}$	25	300		80	300		50	300	•	80	300		V/mV
The Following Specifications Apply	Over The Operating Temper	ature	Rang	es				-						,
Input Offset Voltage		Γ		10	Τ		0.73	Γ		3.0	T ·		1.0	mV
Input Offset Current				1.5	†		1.5	 -		0.4			0.4	nA
Average Temperature Coefficient of Input Offset Voltage			6.0	30		1.0	5.0		3.0	15		1.0	5.0	μV/°C
Average Temperature Coefficient of Input Offset Current			2	10		2.0	10		0.5	2.5		0.5	2.5	pA/°C
Input Blas Current	1	<u></u>		10	1		10			3.0	1		3.0	nA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V},$ $R_L \ge 10 \text{ k}\Omega$	15			60			25			40			V/mV
Input Voltage Range	$V_S = \pm 15 \text{ V}$	±13.	5	-	±13.	5		± 13.5	5		±13.5	j		٧
Common Mode Rejection Ratio	1	80	100		96	110		85	100		96	110		dB
Supply Voltage Rejection Ratio		80	96		96	110		80	96		96	110		dB
Output Voltage Swing	$V_S = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega,$	±13	±14		±13	±14		±13	±14		±13	±14		V
Supply Current	V _s = ±20 V V _s = ±15 V	ļ ·	0.6	1.0		0.6	0.8	ļ —	0.15	0.4	i	0.15	0.4	mA


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C.


^{2.} The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.


^{3.} For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.


4. Unless otherwise specified, those specifications apply for supply voltages from ±5 V to ±20 V for the 108, 208, 108A and 208A and from ±5 V to ±15 V for the 308 and 308A.


TYPICAL PERFORMANCE CURVES

































ADDITIONAL APPLICATION INFORMATION

GUARDING

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the 108 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.


Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration.)



Board layout for Input Guarding with TO-99 package.

Metallization and Pad Layout



Am110/210/310

Voltage Follower


Distinctive Characteristics

- The Am110/210/310 are functionally, electrically, and pin-for-pin equivalent to the National LM 110/210/310
- Slew rate: 30V/μs
- · Small signal bandwidth: 20 MHz
- Input current: 10 nA max. over temperature
- Supply voltage range: ±5V to ±18V

- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.


FUNCTIONAL DESCRIPTION

The Am110/210/310 are voltage followers featuring highspeed, low-input currents and large input voltage range. They are internally compensated with provision for external offset adjustment. Operation over wide supply voltages and temperature is possible.




TYPICAL APPLICATION

Fast Integrator With Low-Input Current



ORDERING INFORMATION						
Part Number	Package Type	Temperature Range	Order Number			
	TO-99	0°C to +70°C	LM310H			
	DIP	0°C to +70°C	LM310D			
Am310	Flat Package	0°C to +70°C	LM310F			
	Molded DIP	0° C to +70° C	LM310N			
	Dice	0°C to +70°C	LD310			
	TO-99	-25°C to +85°C	LM210H			
Am210	DIP	–25°C to +85°C	LM210D			
	Flat Pak	25°C to +85°C	LM210F			
	TO-99	-55°C to +125°C	LM110H			
Am110	DIP	-55°C to +125°C	LM110D			
,	Flat Package	-55°C to +125°C	LM110F			
	Dice	-55°C to +125°C	LD110			



MAXIMUM RATINGS

Supply Voltage	±18 V
Internal Power Dissipation (Note 1)	500 mW
Input Voltage (Note 2)	±15 V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range Am110 Am210 Am310	-55°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 60 sec)	300°C

ELECTRICAL CHARACTERIST Parameter	TICS (T _A = 25°C unless otherwise specif	fied) (No	ote 4) Am310			Am110 Am210		
(see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	7		2.5	7.5		1.5	4.0	mV
Input Blas Current	,		2.0	7.0		1.0	3.0	nA
Input Resistance	,	104	106		104	106		MΩ
Input Capacitance			1.5			1.5		ρF
Large-Signal Voltage Gain	$R_L = 8 \text{ k}\Omega, \ V_{out} = \pm 10 \text{ V}, \ V_S = \pm 15 \text{ V}$	0.999	0.9999		0.999	0.9999		V/V
Output Resistance	,	Ī	0.75	2.5		0.75	2.5	Ω
Supply Current			3.9	5.5		3.9	5.5	mA
Slew Rate	$V_S = \pm 15 \text{ V}, V_{IN} = \pm 10 \text{ V}, R_L = 10 \text{ k}\Omega$		30		20	30		V/µs
The Following Specifications Apply	v Over The Operating Temperature Ranges	,			<u></u>			
Input Offset Voltage	Ţ			10.0	T		6.0	m۷
Input Bias Current				10.0			10.0	nA
Large-Signal Voltage Gain	$R_L = 10 \text{ k}\Omega, \ V_{out} = \pm 10 \text{ V}, \ V_S = \pm 15 \text{ V}$	0.999			0.999			V/V
Output Voltage Swing (Note 5)	$R_L = 10 \text{ k}\Omega, \ V_S = \pm 15 \text{ V}$	±10			±10			V
Supply Current	T _A = +125°C					2.0	4.0	mA
Supply Voltage Rejection Ratio	±5 V ≤ V _S ≤ ±18 V	70			70			dB
	0° ≤ T _A ≤ 70°C		10					μV/°C
Average Temperature Coefficient of Input Offset Voltage	-55°C ≤ T _A ≤ 85°C +85°C ≤ T _A ≤ 125°C					6 12		μV/°(


- Notes: 1. Derate Metal Can package 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Packages at 5.4 mW/°C for operation at ambient temperatures above 57°C.

 2. For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.


 3. To prevent damage when the output is shorted, it is necessary to insert a resistor larger than 2 kΩ in series with the input. Continuous short circuit is allowed for case temperatures to 125°C and ambient temperatures to 70°C for the 110/210. For 310, the corresponding temperatures are 70°C and 55°C respectively.


 4. Unless otherwise sequified share confidences and the control of the corresponding temperatures are 70°C.


 - Unless otherwise specified, these specifications apply for supply voltages from ±5 to ±18 V.
 Greater output voltage swing can be obtained by connecting a resistor from booster terminal to V-.





PERFORMANCE CURVES


































LIC-684





Distinctive Characteristics

- The Am112/212/312 are functionally, electrically, and pin-for-pin equivalents to the National LM112/212/312.
- Low input bias currents: Aq008 Low input offset currents: 50nA Low power consumption: 3mW


Internal frequency compensation.


Offset nulling provisions.

- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected die for assemblers of hybrid products.
- Mixing privileges for obtaining price discounts. Refer to price list.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.

FUNCTIONAL DESCRIPTION


The Am112/212/312 are compensated high-performance operational amplifiers featuring very low offset voltage and input current errors competitive with FET and chopperstabilized amplifiers. The devices will operate over a supply voltage range of ±2V to ±20V, drawing a typical guiescent current of only 300µA. The Am112/212/312 are internally frequency compensated and provision is made for offset adjustment with a single potentiometer. Overcompensation providing a greater stability margin is possible and the internal protection of the MOS capacitor makes it immune to overvoltage transients.





*Use to compensate for large source resistances.

TYPICAL APPLICATIONS Connection of input quards and offset null




OUTPUT INPUT LIC-689 NON-INVERTING AMPLIFIER

Must be LOW impedance

ORDERI	NIC INIE	TARROT	1001
UNDEN	IN'S HALL	JRIVIAI	IUN

Part Number	Package Type	Temperature Range	Order Number
	DIP	0°C to +70°C	LM312D
Am312	Metal Can	0°C to +70°C	LM312H
	Dice	0°C to +70°C	LD312
	DIP	-25°C to +85°C	LM212D
Am212	Metal Can	-25°C to +85°C	LM212
	Flat Pak	–25°C to +85°C	LM212F
	DIP	-55°C to +125°C	LM112D
	Metal Can	-55°C to +125°C	LM112
AM112	Flat Pak	-55°C to +125°C	LM112F
	Dice	-55°C to +125°C	LD112



MAXIMUM RATINGS

Supply Voltage	
Am112, 212	±20V
Am312	±18V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Current (Note 2)	±10mA
Input Voltage (Note 3)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
Am112	-55°C to +125°C
Am212	-25°C to +85°C
Am312	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise specified) (Note 4)

arameter		Am	312	Am Am	112 212	
ee definitions)	Conditions	Min.	Max.	Min.	Max.	Units
Input Offset Voltage			7.5		2.0	mV
Input Offset Current			1		0.2	nA
Input Bias Current			7		2.0	nA
Input Resistance		10		30		MΩ
Supply Current			0.8		0.6	mA
Large Signal Voltage Gain	VOUT = ±10V, V _S = ±15V R _L > 10kΩ	25		50	-	V/mV
The Following Specifications Apply O	ver The Operating Temperature Ranges		<u></u>		<u> </u>	
Input Offset Voltage	T		10		3.0	mV
Average Temperature Coefficient of Input Offset Voltage			30		15	μV/°C
Input Offset Current			1.5		0.4	nA
Average Temperature Coefficient of Input Offset Current			10		2.5	pA/°C
Input Bias Current			10		3.0	nA
Supply Current	TA = +125°C				0.4	mA
Large Signal Voltage Gain	VOUT = ±10V, V _S = ±15V R _L > 10kΩ	15		25		V/mV
Output Voltage Swing	V _S = ± 15 V, R _L = 10 kΩ	±13	-	±13		V
Input Voltage Range	VS = ± 15V	±13.5		±13.5		V
Common Mode Rejection Ratio		80		85		dB
Supply Voltage Rejection Ratio		80		80		dB

Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.
 The inputs are shunted with back-to-back dlodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V for the Am112, Am212 and from ±5 V to ±15 V for the Am312

for the Am312.

TYPICAL PERFORMANCE CURVES




ADDITIONAL APPLICATION INFORMATION

GUARDING

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the 112 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.


Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using quarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle. with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The quard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard Am741 and Am101A pin configuration.)



Note: Board layout for input Guarding with TO-99 package.

Metallization and Pad Layout




Distinctive Characteristics

- The Am118/218/318 are functionally, electrically, and pin-for-pin equivalent to the National LM118/218/318
- Slew rate: 70V/μs
- Small signal bandwidth: 15MHz
- Internal frequency compensation
- Supply voltage range: ±5V to ±20V


- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line, hermetic flat package or plastic minidip.

FUNCTIONAL DESCRIPTION

The Am118/218/318 are internally compensated highspeed operational amplifiers featuring minimum slew rate of 50V/μs, low input bias currents, large input voltage range and excellent performance over a wide range of supply voltages and temperature. They have provision for increased speeds when operating in the inverting mode.




TYPICAL APPLICATIONS Fast Sample and Hold




ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number		
	Metal Can	0°C to +70°C	LM318H		
	DIP	0°C to +70°C	LM318D		
Am318	Flat Package	0°C to +70°C	LM318F		
	Molded DIP	0°C to +70°C	LM318N		
	Dice	0°C to +70°C	LD318		
Am218	Metal Can	-25°C to +85°C	LM218H		
	DIP	–25°C to + 8 5°C	LM218D		
	Flat Pak	_25°C to +85°C	LM318F LM318F LM318N LD318 LM218F LM218F LM218F LM118F		
Am118	Metal Can	-55°C to +125°C	LM118H		
	DIP	_55°C to +125°C	LM118D		
	Flat Package	-55°C to +125°C	LM118F		
	Dice	-55°C to +125°C	LD118		


CONNECTION DIAGRAMS Top Views



Flat Package



Metal Can



LIC-694

Notes: 1. On Metal Cen, pin 4 is connected to case.

2. On DIP, pin 6 is connected to bottom of package.


3. On Flat Package, pin 5 is connected to bottom of package.

MAXIMUM RATINGS


±20V
500 mW
±5V
±15V
Indefinite
-55°C to +125°C
−25°C to +85°C 0°C to +70°C
-65°C to +150°C
300°C


ameter	ISTICS (T _A = 25°C unless oth	Am318				Am218		
e definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	$R_S \leq 5k\Omega$		4	10		2	4	mV
Input Offset Current			30	200		6	50	nA
Input Bias Current			150	500		120	250	nA
Input Resistance		0.5	3		1.0	3		MΩ
Supply Current	V _S = ±20V		5	10		5	8	mΑ
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$ $R_L \ge 2k\Omega$	25	200		50	200	-	V/mV
Slew Rate	$A_V = +1$, $V_S = \pm 15V$ (Fig.1) $R_L = 2k\Omega$, $C_L = 30pF$	50	70		50	70		V/µs
Small Signal Bandwidth	V _S = ±15V		15			15		MHz
The Following Specifications Apply	Over The Operating Temperature R	anges						
Input Offset Voltage	R _S ≤ 5kΩ			15			6	mV
Input Offset Current				300			100	пA
Input Bias Current				750			500	nA
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$ $R_L \ge 2k\Omega$	20			25			V/mV
Input Voltage Range	V _S = ±15V	±11.5			±11.5	_		V
Common Mode Rejection Ratio	$R_{S} \leq 5k\Omega$	70			80			dB
Supply Voltage Rejection Ratio	$R_S \leq 5k\Omega$	65	•		70			dB
Output Voltage Swing	V _S = ±15V, R _L = 2kΩ	±12	±13		±12	±13		V
Supply Current	V _S = ±20V, T _A = 125°C				1		7	mA


Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 57°C.
 The inputs are shunted with diodes for overvoltage protection. To limit the current in the protection diodes, resistances of 2 kΩ or greater should be inserted in series with the input leads for differential input voltages greater than ±5 V.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V.





PERFORMANCE CURVES
























The high gain and large bandwidth of the Am118 make it mandatory to observe the following precautions in using the device, as is the case with any high-frequency amplifier. Circuit layout should be arranged to keep all lead lengths as short as possible and the output separated from the inputs. The values of the feedback and source impedances should be kept small to reduce the effect of stray capacitance at the inputs. The power supplies must be bypassed to ground at the supply leads of the amplifier with low inductance capacitors. Capacitive loading must be kept to minimum, or the amplifier must be isolated as shown in the applications.



ADDITIONAL APPLICATIONS

High Speed Summing Amplifier with Low Input Bias Currents




Figure 10

Wien Bridge Oscillator





Figure 11

LIC-707

LIC-706

Metallization and Pad Layout



Am124/224/324 Am124A/224A/324A

Quad Op Amps

Distinctive Characteristics

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated
- The input bias current is also temperature compensated
- Internally frequency compensated for unity gain
- Large dc voltage gain 100dB
- Wide bandwidth (unity gain) 1MHz (temperature compensated)


- Wide power supply range:
 - Single supply 3V to 30V Dual supplies - ±1.5V to ±15V
- Very low supply current drain (800µA) essentially independent of supply voltage (1mW/op amp at +5V)
- Low input biasing current 45nA (temperature compensated)
- Low input offset voltage 2mV and offset current — 5nA
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing − 0V to V⁺ −1.5V

FUNCTIONAL DESCRIPTION

The Am124 series consists of four independent, high gain, internally frequency compensated operational amplifiers designed primarily to operate from a single power supply over a wide range of voltages. These devices can also operate from split power supplies and the low power supply current drain is independent of the magnitude of the power supply voltage.

Functional applications consist of all the conventional op amp circuits which can now be more easily implemented in single power supply systems along with transducer amplifiers and dc gain blocks.

CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation.

LIC-708

ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	Hermetic DIP	0°C to +70°C	LM324D
Am324	Molded DIP	0°C to +70°C	LM324N
	Dice	0°C to +70°C	LD324
Am224	Hermetic DIP	-25°C to +85°C	LM224D
	Hermetic DIP	-55°C to +125°C	LM124D
Am124	Flat Pack	-55°C to +125°C	LM124F
	Dice	~55°C to +125°C	LM124
	Hermetic DIP	0°C to +70°C	LM324AD
Am324A	Molded DIP	0°C to +70°C	LM324AN
	Dice	0°C to +70°C	LM324A
Am224A	Hermetic DIP	-25°C to +85°C	LM224AD
	Hermetic DIP	-55°C to +125°C	LM124AD
Am124A	Flat Pack	-55°C to +125°C	LM124AF
	Dice	-55°C to +125°C	LD124A

SCHEMATIC DIAGRAM (Each Amplifier)



			Δ	m124	A	Α	m224	Α	Α	.m324	Α	Am1	24/A	n2 24	-	4m32	4	
arameter		Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Vol:	tage	TA = 25°C (Note 51		1.0	2.0		1.0	3.0	Γ.	2.0	3.0		12.0	25.0		:2.0	:7.0	m∨DC
Input Bias Currer (Note 6)	nt .	IN(+) or IN(_), TA = 25°C		20	50	_	40	80		45	100		45	150		45	250	пADC
Input Offset Cur	rent	I(N(+) - IN(-), TA - 25°C	1	2.0	10		2.0	15		5.0	30		+3.0	: 30		15.0	±50	nApc
Input Common-N Voltage Range (N		V+ = 30V _{DC} , T _A = 25°C	0		V+-1.5	0		V+-1.5	0		V+-1.5	0		V+-1.5	0		V+-1.5	VDC
		RL VCC - 30 V		1.5	3.0		1.5	3.0		1.5	3.0		1.5	3.0		1.5	3.0	
Supply Current		R _L		0.7	1.2		0.7	1.2		0.7	1.2		0.7	1.2		0.7	1.2	mADC
Lorge Signal Voltage Gain	,	V* = 15 V _{DC} (For large V _O swing) R _L > 2.0kΩ, T _A = 25°C	50	100		50	100		25	100		50	100		25	100		V/mV
Output Voltage S	Swing	RL - 2.0kΩ, TA - 25°C										0		V+-1.5	0	_	V*-1.5	VDC
Common-Mode Rejection Ratio		DC. TA - 25°C	70	85		70	85		65	85		70	85		65	70		dВ
Power Supply Rejection Ratio		OC, TA = 25°C	65	100		65	100		65	100		65	100		65	100		dB
Amplifier to Am Coupling (Note 8		f = 1.0kHz to 20kHz, T _A = 25°C (Input referred)		-120		-	-120			-120			-120			-120		dB
	Source	V _{IN+} = 1.0 V _{DC} , V _{IN-} = 0 V _{DC} , V+ = 15 V _{DC} , T _A = 25°C	20	40		20	40		20	40		20	40		20	40		
Output Current	Sink	V _{IN} 1.0V _{DC} , V _{IN} + = 0V _{DC} , V ⁺ = 15V _{DC} , T _A = 25°C	10	20		10	20		10	20		10	20		10	20		™ADC
	Sink	V _{IN} -= 1.0 V _{DC} , V _{IN} += 0 V _{DC} , T _A = 25°C, V _O = 200 mV _{DC}	12	50		12	50		12	50		12	50		12	50		μADC
Short Circuit to	Ground	TA = 25°C (Note 2)		40	60		40	60	-	40	60		40	60		40	60	mADC
Input Offset Vol	tage	Note 5			4.0			4.0			5.0			17,0			:9.0	mVDC
Input Offset Voltage Drift		R _S = 0Ω		7.0	20		7.0	20		7.0	30		7.0		7.0			μV/°C
Input Offset Curr	rent) N(+) = 1 N(-)			30			30			75			±100			:150	nADC
Input Offset Current Drift				10	200		10	200		10	300		10			10		pA _{DC} /*C
Input Bias Curre	nt	I(N(+) OF I(N(-)		40	100		40	100		40	200		40	300		40	500	nADC
Input Common-I Voltage Range (I		v+ = 30 V _{DC}	0	į	V+-2.0	0		V+-2.0	0		V+-2.0	0		V+-2.0	0		V+-2.0	VDC
Large Signal Voltage Gain		V ⁺ = +15 V _{DC} (For large V _O swing) R _L > 2.0 kΩ	25			25			15			25			15			V/mV
		V+ = +30 V _{DC} , R _L = 2.0kΩ	26			26			26		ļ —	26			26			
Output Voltage Swing	∨он ∣	R _L > 10kΩ	27	28		27	28		27	28		27	28		27	28		VDC
	VOL	V+ = 5.0 V _{DC} ' R _L ≤ 10 kΩ		5.0	20		5.0	20		5.0	20		5.0	20		5.0	20	m∨DC
Output Current	Source	V _{IN} + = 1.0V _{DC} , V _{IN} - = 0V _{DC} , V+ = 15V _{DC}	10	20		10	20		10	20		10	20		10	20		mA
	Sink	V _{IN} -= 1.0V _{DC} , V _{IN} +=0V _{DC} , V+=15V _{DC}	10	15		5.0	8.0		5.0	8.0		5.0	8.0		5.0	8.0		
Differential Inpu Voltage	t	Note 7			V+			V+	1	1	V+	1		v+			V*	VDC

Notes: 1. For operating at high temperatures, the Am324 must be derated based on a +125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The Am224 and Am124 can be derated based on a +150°C maximum junction temperature. The dissipation is the total of all four amplifiers — use external resistors, where possible to allow the amplifier to saturate or to reduce the power which is dissipated in the integrated circuit.

 Short circuits from the output to V⁺ can cause excessive heating and eventual destruction. The maximum output current is approximately 40mA independent of the magnitude of V⁺. At values of supply voltage in excess of +15V, continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction.

3. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward blased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish

ground for a large overdrive, for the time duration that an input voltage, which was negative, again returns to a value greater than −0.3V.

4. These specifications apply for V⁺ = +5V_{DC} and −55°C ≤ T_A ≤ +125°C, unless otherwise stated. With the Am224, all temperature specifications are limited to −25°C < T_A ≤ +85°C and the Am324 temperature specifications are limited to 0°C ≤ T_A ≤ +70°C.

5. V_D ≈ 1.4V, R_S = 0Ω with V⁺ from 5V to 30V; and over the full input common-mode range (0V to V⁺ −1.5V).

6. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the

output so no loading change exists on the input lines.

The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V⁺ -1.5V, but either or both inputs can go to +32V without damage.
 Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically


can be detected as this type of capacitive coupling increases at higher frequencies.


Am124/224/324 • Am124A/224A/324A


MAXIMUM RATINGS	(Above which the useful life may be impaired)
-----------------	---


Supply Voltage, V ⁺	32V or ±16V
Differential Input Voltage	32V
Input Voltage	-0.3V to +32V
Power Dissipation (Note 1)	
Molded DIP	570mW
Cavity DIP	900mW
Flat Pak (Am124F)	800mW
Output Short Circuit to GND (Note 2)	
(One Amplifier) $V^+ \le 15V$ and $T_A = 25^{\circ}C$	Continuous
Input Current (V _{IN} < -0.3V _{OL}) (Note 3)	50mA
Operating Temperature Range	
Am324/Am324A	0°C to +70°C
Am224/Am224A	-25°C to +85°C
Am124/Am124A	-55°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C

TYPICAL PERFORMANCE CURVES













6


TYPICAL PERFORMANCE CURVES (Cont.)





















Metallization and Pad Layout



58 x 63 MILS

APPLICATION INFORMATION

The Am124 series are op amps primarily operating from a single power supply voltage and have true-differential inputs remaining in the linear mode with an input common-mode voltage of OV. These amplifiers operate over a wide range of power supply voltage with little change in performance characteristics. The bias network of the amplifier establishes a drain current independent of the magnitude of the power supply voltage over the range of from 3V to 30V.

The pin configuration is designed to simplify PC board layouts. Since the amplifier outputs are placed at the corners of the package (pins 1, 7, 8, and 14) and are adjacent to the inverting inputs.

Extra care should be taken to insure that the power for the circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a test socket. This prevents a possible fusing of the internal conductors and becoming a destroyed unit which could occur from the unlimited current surge through the resulting forward diode within the IC.

The use of input differential voltage protection diodes is not needed since large differential voltages can be readily applied resulting in no large input currents. The differential input voltage may be larger than V⁺ without damaging the device. Protection, such as an input clamp diode with a resiston the IC input terminal, should be provided to prevent the input voltages from going negative more than -0.3V (at 25°C).

The amplifiers contain a class A output stage for small signal levels which converts to class B in a large signal mode, to reduce the power supply current drain. Since this allows the amplifiers to both source and sink large output currents, both NPN and PNP external current boost transistors can be used to extend the power capability of the basic amplifiers. The output voltage needs to rise approximately 1 diode drop above

ground to bias the on-chip vertical PNP transistor for output current sinking applications.

For AC coupled applications crossover distortion can be minimized by utilizing a resistor from the output of the amplifier to ground. However, in DC applications, where the load is directly coupled, there is no crossover distortion.

To maintain resistance to destruction, output short circuits either to ground or to the positive power supply should be restricted to short time durations. The possibility of destruction exists, not as a result of the short circuit current metal fusing, but rather due to the large increase in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct short circuits on more than one amplifier at a time increases the total IC power dissipation to destructive levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the amplifiers. The larger value of output source current which is available at 25°C provides a larger output current capability at elevated temperatures (see section on typical performance characteristics) than a standard IC op amp.

Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values of 50pF can be accomodated using the worst case noninverting unity gain connection. Large closed loop gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.

The series, as presented in the section on typical applications, emphasize operations on only a single power supply voltage. Yet, if complementary power supplies are available, all of the standard op amp circuits can be implemented. A unique feature in introducing a pseudo-ground (a bias voltage reference of $V^+/2$) is allowing operation above and below this value in single power supply systems. In most cases, input biasing is not required and input voltages which range to ground can be easily accomodated.

Am148 · Am149

Quad 741 Operational Amplifiers

Distinctive Characteristics

- 741 op amp operating characteristics
- Low supply current drain 0.6mA/amplifier
- Class AB output state no crossover distortion
- Pin compatible with the Am124
- Low input offset voltage 1.0mV
- Low input offset current 4.0nA

- Low input bias current 30nA
 - Gain bandwidth product

Am148 (unity gain) - 1.0MHz Am149 (A_V \ge 5) - 4.0MHz


- High degree of isolation between amplifiers 120dB
- Overload protection for inputs and outputs

FUNCTIONAL DESCRIPTION

The Am148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low-power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar 741 operational amplifier. In addition the total supply current for all four amplifiers is comparable to the supply current of a single 741 type op amp. Other features include input offset currents and input bias current which are much less than those of a standard 741. Also, excellent isolation between amplifiers

has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling. The Am149 series has the same features as the Am148 plus a gain bandwidth product of 4.0MHz at a gain of 5.0 or greater.


The Am148 can be used anywhere multiple 741 or 1558 type amplifiers are being used and in applications where amplifier matching or high packing density is required.



ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	Hermetic DIP	0°C to +70°C	LM348D
Am348	Molded DIP	0°C to +70°C	LM348N
	Dice	0°C to +70°C	LD348
Am248	Hermetic DIP	-25°C to +85°C	LM248D
A 1 4D	Hermetic DIP	-55°C to +125°C	LM148D
Am148	Dice	-55°C to +125°C	LD148
	Hermetic DIP	0°C to +70°C	LM349D
Am349	Molded DIP	0°C to +70°C	LM349N
	Dice	0°C to +70°C	LD349
Am249	Hermetic DIP	-25°C to +85°C	LM249D
A 440	Hermetic DIP	-55°C to +125°C	LM149D
Am149	Dice	-55°C to +125°C	LD149

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

ABSOLUTE MAXIMUM RATINGS

ADOCEOTE MAXIMOM NATINGO	Am148/Am149	Am248/Am249	Am348/Am349
Supply Voltage	±22V	±18V	±18V
Differential Input Voltage	±44V	±36V	±36V
Input Voltage	±22V	±18V	±18V
Output Short Circuit Duration (Note 1)	Continuous	Continuous	Continuous
Power Dissipation (P_d at 25°C) and Thermal Resistance ($\theta_{ A}$), (Note 2)			
Molded DIP (N) - P _d		570mW	500mW
- θ _j Α		150°C/W	150°C/W
Cavity DIP (D) (J) - Pd	900mW	900mW	900mW
- θ _j Δ	100°C/W	100°C/W	100°C/W
Maximum Junction Temperature (Timax.)	150°C	110°C	100°C
Operating Temperature Range	-55°C ≤ T _A ≤ +125°C	-25°C ≤ T _A ≤ +85°C	0°C ≤ T _A ≤ +70°
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 60 seconds)	300°C	300°C	300°C

. 04044 .. 040

A ... 040/A ... 040

See Am741 for Typical Performance Characteristics.

ELECTRICAL CHARACTERISTICS (Note 3)

			Am	148/An	n 149	49 Am248/Am249 Am348/Am349		n349				
arameters	С	onditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	T _A = 25°C,	R _S < 10kΩ		1.0	5.0	ĺ	1.0	6.0		1.0	6.0	mV
Input Offset Current	T _A = 25°C			4.0	25		4.0	50		4.0	50	nΑ
Input Bias Current	TA = 25°C			30	100		30	200		30	200	nÁ
Input Resistance	T _A = 25°C		0.8	2.5		0.8	2.5		0.8	2.5		МΩ
Supply Current All Amplifiers	T _A = 25°C,	V _S = ±15V		2.4	3.6		2.4	4.5		2.4	4.5	mA
Large Signal Voltage Gain	T _A = 25°C, V _{OUT} = ±1	V _S = ±15V 0V, R _L > 2.0kΩ	50	160		25	160		25	160		V/mV
Amplifier to Amplifier Coupling	T _A = 25°C. (Input Refe	f = 1.0Hz to 20kHz rred)	,	-120			-120			-120		dB
Small Signal Bandwidth	T _A = 25°C	Am148 Series		1.0	1		1.0			1.0		MHz
Small Signal Bandwidth	1A = 25 C	Am149 Series		4.0			4.0			4.0		WHZ
Phase Margin	T _A = 25°C	Am148 Series (A _V = 1)		60			60 60	degrees				
rnase wargin	1A - 25 C	Am149 Series (A _V = 5)		60			60			60		, degree:
Slew Rate	T _A = 25°C	Am148 Series (A _V = 1)		0.5			0.5			0.5		V/μs
o.cvo.c	14-250	Am149 Series (A _V = 5)		2.0			2.0			2.0		ν,μ3
Output Short Circuit Current	T _A = 25°C			25			25			25		mA
Input Offset Voltage	R _S < 10kΩ		ŀ	1	6.0			7.5			7.5	m۷
Input Offset Current					75			125			100	nΑ
Input Bias Current					325			500			400	nA
Large Signal Voltage Gain	V _S = ±15V, R _L > 2.0ks	V _{OUT} = ±10V,	25			15			15			V/mV
Output Voltage Swing	Vo = +15V	$R_L = 10k\Omega$ $R_L = 2.0k\Omega$	±12	±13		±12	±13		±12	±13		V
		R _L = 2.0kΩ	±10	±12		±10	±12		±10	±12		· -
Input Voltage Range	V _S = ±15V		±12			±12			±12			٧
Common-Mode Rejection Ratio	R _S < 10kΩ		70	90		70	90		70	90		dB
Supply Voltage Rejection	R _S < 10kΩ		77	96		77	96	ļ	77	96		dB

Notes: 1. Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

^{2.} The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{imax}, θ_{jA}, and the ambient temperature, T_A. The maximum available power dissipation at any temperature is P_d = (T_{jmax}, - T_A)/θ_{jA} or the 25°C P_{dmax}, whichever is less. Derate Dual In-Line package at 9mW/°C for operation at ambient temperatures above 95°C.

^{3.} These specifications apply for $V_S = \pm 15V$ and over the absolute maximum operating temperature range ($T_L \le T_A \le T_H$) unless otherwise noted.

^{4.} For supply voltages loss than ±15V, the maximum input voltage is equal to the supply voltage.

F155/LF156/LF157

Monolithic JFET Input Operational Amplifiers

DISTINCTIVE CHARACTERISTICS

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with **MOSFET** input devices
- Excellent for low noise applications using either high or low source impedance - very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (10.000pF) without stability problems
- Internal compensation and large differential input voltage capability

GENERAL DESCRIPTION

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors. These amplifiers feature low input bias and offset currents, low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common-mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

The LF155, LF156, LF157 series are direct replacements for National LF155, LF156, LF157 series.

COMMON FEATURES (LF155A, LF156A, LF157A)


Low input bias current	30pA
Low input offset current	3.0pA
High input impedance	1012Ω
Low input offset voltage	1.0mV
Low input offset voltage temperature drift	3.0µ√/°C
Low input noise current	0.01pA/√Hz
High common-mode rejection ratio	100dB
Large dc voltage gain	106dB

UNCOMMON FEATURES

	LF155A	LF156A	LF157A (A _V = 5)	Units
Extremely fast settling time to 0.01%	4.0	1.5	1.5	μs
Fast slew rate	5.0	12	50	V/µs
Wide gain bandwidth	2.5	5.0	20	MHz
Low input noise voltage	20	12	12	nV/√Hz

CONNECTION DIAGRAMS Top Views

Metal Can




Notes: 1. On Dual-In-Line Pin 1 is marked for orientation.

2. On Metal Can Pin 4 is connected to case.

APPLICATIONS

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers
- Photocell amplifiers
- Sample and Hold circuits

		<u> </u>	
	ORDERING	INFORMATION	
Part	Package	Temperature	Order
Number	Type	Range	Number
	Metal Can	0°C to +70°C	LF355H
LF355	Molded DIP	0°C to +70°C	LF355N
	Dice	0°C to +70°C	LD355
LF255	Metal Can	-25°C to +85°C	LF255H
	Metal Can	-55°C to +125°C	LF155H
LF155	Dice	-55°C to +125°C	LD155
	Metal Can	0°C to +70°C	LF355AH
LF355A	Dice	0°C to +70°C	LD355A
. 54554	Metal Can	-55°C to +125°C	LF155AH
LF155A	Dice	-55°C to +125°C	LD155A
	Metal Can	0°C to +70°C	LF356H
LF356	Molded DIP	0°C to +70°C	LF356N
	Dice	0°C to +70°C	LD356
LF256	Metal Can	-25°C to +85°C	LF256H
. 5450	Metal Can	-55°C to +125°C	LF156H
LF156	Dice	-55°C to +125°C	LD156
. ====	Metal Can	0°C to +70°C	LF356AH
LF356A	Dice	0°C to +70°C	LD356A
	Metal Can	-55°C to +125°C	LF156AH
LF156A	Dice	–55°C to +125°C	LD156A
	Metal Can	0°C to +70°C	LF357H
LF357	Molded DIP	0°C to +70°C	LF357N
	Dice	0°C to +70°C	LD357
LF257	Metal Can	–25°C to +85°C	LF257H
1 5157	Metal Can	-55°C to +125°C	LF157H
LF157	Dice	-55°C to +125°C	LD157
1.50574	Metal Can	0°C to +70°C	LF357AH
LF357A	Dice _	0°C to +70°C	LD357A
1.54574	Metal Can	-55°C to +125°C	LF157AH
LF157A	Dice	–55°C to +125°C	LD157A



ABSOLUTE MAXIMUM RATINGS

	LF155A/6A/7A	LF155/6/7	LF255/6/7	LF355A/6A/7A LF355/6/7
Supply Voltage	±22V	±22V	±22V	±18V
Power Dissipation (Note 1) TO-99 (H Package)	670mW	670mW	570mW	500mW
Operating Temperature Range	-55°C to +125°C	-55°C to +125°C	-25°C to +85°C	0°C to +70°C
TJ(Max.)	150°C	150°C	115°C	100°C
Differential Input Voltage	±40V	±40V	±40V	±30V
Input Voltage Range (Note 2)	±20V	±20V	±20V	±16V
Output Short Circuit Duration	Continous	Continuous	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C	300°C	300°C

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Note 3) DC CHARACTERISTICS LE1554/64/74 LE3554/64/74

			LFI	DOWLOR	V//M	L1 3	ת זורטורטורטנט זי			
arameters	Description	Test Conditions	Min.	Тур.	Max.	Min.	Typ.	Max.	Unit	
		R _S = 50Ω, T _A = 25°C		1.0	2.0		1.0	2.0	m∨	
Vos	Input Offset Voltage	Over Temperature			2.5			2.3	mV	
ΔVOS/ΔΤ	Average TC of Input Offset Voltage	R _S = 50Ω		3.0	5.0		3.0	5.0	μV/°C	
ΔTC/ΔV _{OS}	Change in Average TC with VOS Adjust	R _S = 50Ω, (Note 4)		0.5			0.5		μV/°C per m\	
Lanco Office Comme	1	T _J = 25°C, (Note 3, 5)		3.0	10		3.0	10	pΑ	
los	Input Offset Current	TJ < THIGH			10			1.0	nΑ	
	L	T _J = 25°C, (Notes 3, 5)	ĺ	30	50		30	50	pΑ	
1B	Input Bias Current	TJ < THiGH			25			5.0	nA	
RIN	Input Resistance	T _J = 25°C		1012			1012		Ω	
		Vs = ±15V, TA = 25°C	50	200		50	200		V/m\	
AvoL	Large Signal Voltage Gain	V _O = ±10V, R _L = 2kΩ Over Temperature	25			25			V/m\	
V -	Outside Valence Society	VS = ±15V, RL = 10kΩ	±12	±13		±12	±13		Volts	
v _o	Output Voltage Swing	V _S = ±15V, R _L = 2kΩ	±10	±12		±10	±12		Volts	
V _{CM}	Input Common-Mode Voltage Range	V _S = ±15V	±11	+15.1 -12		±11	+15.1 -12		Volts	
CMRR	Common-Mode Rejection Ratio		85	100		85	100		d₿	
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB	

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE AC CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_S = \pm 15V$)

			LF1	55A/3	55A	LF1	56A/35	6A	LF1	57A/35	57A	
Parameters	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
SR Slew Rate	Slave Bata	LF155A/6A: Ay = 1	3.0	5.0		10	12					V/μs
	LF157A: Ay = 5							40	50		V/μs	
GBW	Gain-Bandwidth Product			2.5		4.0	4.5		15	20		MHz
ts	Settling Time to 0.01%	(Note 7)		4.0			1.5			1.5		μs
		R _S = 100Ω				i						
en	Equivalent Input Noise Voltage	f = 100Hz	ļ	25		l	15	l		15		nV/√Hz
Vurtage	Vortage	f = 1000Hz		20]		12]		12		
:	Equivalent Input Noise	f = 100Hz		0.01			0.01			0.01		pA/√Hz
in Current	Current	f = 1000Hz		0.01			0.01			0.01		pA/VH2
CIN	Input Capacitance			3.0			3.0			3.0		pF

LF155/LF156/LF157

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE DC CHARACTERISTICS (Note 3)

			LF 100/0//		LF200/0//			LF300/0//				
Parameters	Description	Test Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
V	Input Offset Voltage	R _S = 50Ω, T _A = 25°C		3.0	5.0		3.0	5.0		3.0	10	mV
vos	Input Offset Voltage	Over Temperature			7.0			6.5			13	mV
ΔV _{OS} /ΔΤ	Average TC of Input Offset Voltage	R _S = 50Ω		5.0			5.0			5.0		μV/°C
ΔTC/ΔV _{OS}	Change in Average TC with VOS Adjust	R _S = 50Ω, (Note 4)		0.5			0.5			0.5		μV/°C per mV
los	Input Offset Current	T _J = 25°C, (Notes 3, 5)		3.0	20		3.0	20		3.0	50	pΑ
ios		TJ < THIGH			20			1.0			2.0	nA
I _B	Input Bias Current	Tj = 25°C, (Notes 3, 5)		30	100		30	100		30	200	pΑ
'B		Tj < THiGH		1	50			5.0			8.0	nA
RIN	Input Resistance	T _J = 25°C		1012			1012			1012	(Ω
		V _S = ±15V, T _A = 25°C	50	200		50	200		25	200		V/mV
AVOL	Large Signal Voltage Gain	$V_0 = \pm 10V$, $R_L = 2k\Omega$ Over Temperature	25		!	25			15			
· ·	Outside Values Cultura	VS = ±15V, RL = 10kΩ	±12	±13		±12	±13		±12	±13		Mala
vo	Output Voltage Swing	V _S = ±15V, R _L = 2kΩ	±10	±12		±10	112		110	±12		Volts
V _{CM}	Input Common-Mode Voltage Range	VS = ±15V	±11	+15.1 -12			+15,1 -12		±11	+15.1 -12		Volts
CMRR	Common-Mode Rejection Ratio		85	100		85	100		80	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		80	100		dB

1 E155/6/7

1 E255/c/7

1 E255 /6/7

DC CHARACTERISTICS (TA = 25°C, VS = ±15V)

		LF155A LF155		LF3	55	LF15	56A 6/256	LF35	6A/356	LF15	57A 7/257	LF357	7A/357		
Parameter	s	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Units	
Supply	Current	2.0	4.0	2.0	4.0	5.0	7.0	5.0	10	5.0	7.0	5.0	10	mA	٦


AC CHARACTERISTICS (TA = 25°C, VS = ±15V)

Parameters	Description	Test Conditions	LF155/255/ LF355 Typ.	LF156/256 Min.	LF156/256/ LF356 Typ.	LF157/257 Min.	LF157/257 LF357 Typ.	Units
SR	Slew Rate	LF155/6: Ay = 1,	5.0	7.5	12			V/µs
3n	Siew nate	LF157: A _V = 5				30	50	V/µs
GBW	Gain-Bandwidth Product		2.5		5.0		20	MHz
ts	Settling Time fo 0.01%	(Note 7)	4.0		1.5		1.5	μs
	Equivalent Input Noise	R _S = 100Ω						
en	Voltage	f = 100Hz	25		15	ľ	15	nV/√Hz
		f = 1000Hz	20		12	[12	1
in	Equivalent Input	f = 100Hz	0.01		0.01	1	0.01	
_'n	Noise Current	f = 1000Hz	0.01		0.01	<u> </u>	0.01	pA/√Hz
CIN	Input Capacitance		3.0		3.0		3.0	pF

Notes: 1. The TO-99 package must be derated based on a thermal resistance of 150°C/W junction to ambient or 45°C/W junction to case; for the DIP package, the device must be derated based on thermal resistance of 175°C/W junction to ambient.

- 2. Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.
- 3. These specifications apply for $\pm 15 \text{V} < \text{V}_S < \pm 20 \text{V}, -55^{\circ}\text{C} < \text{T}_A < +125^{\circ}\text{C}$ and $\text{T}_{HiGH} = +125^{\circ}\text{C}$ unless otherwise stated for the LF155A/6A/7A and the LF155/6/7. For the LF255/6/7, these specifications apply for $\pm 15 \text{V} < \text{V}_S < \pm 20 \text{V}, -25^{\circ}\text{C} < \text{T}_A < +85^{\circ}\text{C}$ and $\text{T}_{HiGH} = 85^{\circ}\text{C}$ unless otherwise stated. For the LF355A/6A/7A, these specifications apply for $\pm 15 \text{V} < \text{V}_S < \pm 20 \text{V}$, $0^{\circ}\text{C} < \text{T}_A < +70^{\circ}\text{C}$ and $\text{T}_{HiGH} = +70^{\circ}\text{C}$, and for the LF355/6/7 these specifications apply for $\text{V}_S < \pm 15 \text{V}$ and $0^{\circ}\text{C} < \text{T}_A < +70^{\circ}\text{C}$. V_{OS} , I_B and I_{OS} are measured at $\text{V}_{CM} = 0$.
- 4. The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5µV/°C) typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.
- 5. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature T_j. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T_j = T_A + Θ_{jA}Pd where Θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- 6. Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.
- 7. Settling time is defined here, for a unity gain inverter connection using 2 k Ω resistors for the LF155/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157, AV = -5, the feedback resistor from output to input is $2k\Omega$ and the output step is 10V (See Settling Time Test Circuit, page 9).

TYPICAL DC PERFORMANCE CHARACTERISTICS



LIC-717

OUTPUT LOAD R₁ - kΩ

SUPPLY VOLTAGE - :V

15

10

10k

0

-10

NEGATIVE SUPPLY VOLTS

-15

TYPICAL AC PERFORMANCE CHARACTERISTICS

Gain Bandwidth


5


V_S = ±10V


V_S = ±15V


V_S = ±20V


AMBIENT TEMPERATURE = °C






























6

LIC-719

TYPICAL AC PERFORMANCE CHARACTERISTICS (Cont.)



APPLICATION HINTS

The LF155/6/7 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.


All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

TYPICAL CIRCUIT CONNECTIONS AND PAD LAYOUT

Vos Adjustment




connected to V

LIC-720

Vos is adjusted with a 25 k potentiometer.


Driving Capacitive Loads



Due to a unique output stage design these amplifiers have the ability to drive large capacitive loads and still maintain stability.


C_L Max. $\geq 0.01 \mu F$ Overshoot $\leq 20\%$ Settling time (t_e) $\geq 5.0 \mu s$

A Large Power BW Amplifier (LF157)



For distortion ≤ 1% and a 20Vp-p VOUT swing, power bandwidth is: 500kHz.


Settling Time Test Circuit



Settling time is tested with the LF155/156 connected as unity gain converter and LF157 connected for $A_V = -5.0$ Output = 10V step

*Av = -5.0 for LF157

Metallization and Pad Layout



75 x 45 Mils

Am216/316·Am216A/316A

Compensated, High-Performance Operational Amplifier

Distinctive Characteristics

- The Am216/Am216A/Am316/Am316A are functionally, electrically, and pin-for-pin equivalent to the National LM216/LM216A/LM316/LM316A.
- Low input bias currents: 50pA
 Low input offset currents: 15pA
 Low power consumption: 3mW


Internal frequency compensation

Offset nulling provisions


- 100% reliability assurance testing in compliance with MIL-STD-883.
- Electrically and optically inspected dice for assemblers of hybrid products.
- Available in metal can, hermetic dual-in-line and flat packages.

FUNCTIONAL DESCRIPTION

The Am216/Am216A/Am316/Am316A are compensated high performance operational amplifiers featuring extremely low input-current errors. High input impedance achieved using supergain transistors in a Darlington input stage produces input bias currents that are equal to high quality FET amplifiers. These devices are internally frequency compensated and provision is made for offset adjustment with a single potentiometer.




TYPICAL APPLICATIONS Connection of Input Guards and Offset Null



Inverting Amplifier


*Use to compensate for large source resistances.

LIC-726



Follower

LIC-727




Non-Inverting Amplifier

NOTE: $\frac{R_1R_2}{R_1+R_2}$ Must be LOW impedance

ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	DIP	0°C to +70°C	LM316D
Am316	Metal Can	0°C to +70° C	LM316H
Allisto	Flat Pak	0°C to +70°C	LM316F
	Dice	0°C to +70°C	LD316
Am361A	DIP	0°C to +70°C	LM316AD
	Metal Can	0°C to +70°C	LM316AH
71113017	Flat Pak	0°C to +70°C	LM316AF
	Dice	0°C to +70°C	LD316A
	DIP	-25°C to +85°C	LM216D
Am216	Metal Can	-25°C to +85°C	LM216H
7111270	Flat Pak	-25°C to +85°C	LM216F
	Dice	-25°C to +85°C	LD216
	DIP	-25°C to +85°C	LM216AD
Am216A	Metal Can	–25°C tó +85°C	LM216AH
AIIIZ TOA	Flat Pak	-25°C to +85°C	LM216AF
	Dice	–25°C to +85°C	LD216A

CONNECTION DIAGRAMS Top Views



Am216/316 • Am216A/316A

MAXIMUM RATINGS

Supply Voltage	±20 V
Power Dissipation (Note 1)	500 mW
Differential Input Current (Note 2)	±10 mA
Input Voltage (Note 3)	±15 V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
Am216/Am216A	−25°C to 85°C
Am316/Am316A	0°C to 70°C
Storage Temperature Range	_65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (Note 4)

Parameter

ee definitions)	Conditions	Am216	Am216A	Am316	Am316A	Units
Input Offset Voltage		10	3	10	3	mV
Input Offset Current		50	15	50	15	pA
Input Bias Current		150	50	150	50	pА
Input Resistance		1	5	1	5	GΩ
Supply Current		0.8	0.6	0.8	0.6	mA
Large Signal Voltage Gain	V _S = ±15V, V _{OUT} = ±10V R _L > 10kΩ	20	40	20	40	V/mV
The Following Specifications Apply	Over The Operating Temperature Ran	ges		<u> </u>		
Input Offset Voltage		15	6	15	6	mV
Input Offset Current		100	30	100	30	pA
Input Bias Current		250	100	250	100	pА
Supply Current	TA = TMAX.		0.5		0.5	mA
Large Signal Voltage Gain	V _S = ±15V, V _{OUT} = ±10V R _L > 10 kΩ	10	20	15	30	V/mV
Output Voltage Swing	V _S = ±15V, R _L = 10kΩ	±13	±13	±13	±13	v
Input Voltage Range	V _S = ±15V	±13	±13	±13	±13	v
Common Mode Rejection Ratio		80	80	80	80	dB
Supply Voltage Rejection Ratio		80	80	80	80	dB


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.


2. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage


in excess of 1 V is applied between the inputs unless some limiting resistance is used.


For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Unless otherwise specified, these specifications apply for supply voltages from ±5 V to ±20 V.


TYPICAL PERFORMANCE CHARACTERISTICS

































ADDITIONAL APPLICATION INFORMATION

GUARDING

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the Am216 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.


Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead pin circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low-impedance point that is at approximately the same voltage as the inputs. Leakage currents from high-voltage pins are then absorbed by the guard.

The pin configuration of the dual-in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard 741 and 101A pin configuration.)



Note: Board layout for input Guarding with TO-99 package.

Metallization and Pad Layout



Am715/715C

High-Speed Operational Amplifier


Description: The Am715 and Am715C high-speed operational amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild $\mu A715$ and μ A715C. Both are available in the hermetic metal can, dual-in-line, and flat packages.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.


Electrically tested and optically inspected dice for the assemblers of hybrid products.


FUNCTIONAL DESCRIPTION

The Am is a differential input, single-ended output operational amplifier having wide bandwidth and high slew rate. It has internal lead compensation and four points for external lag compensation networks, providing many possible combinations of frequency compensation. In addition, a point is brought out for use with an external diode to prevent latch-up in voltage follower applications.



APPLICATIONS







ORDERING INFORMATION

LIC-732

Part Number	Package Type	Temperature Range	Order Number
	Metal Can	0°C to +70°C	715HC
Am715C	DIP	0 °C to +70°C	715DC
	Dice	0 °C to +70°C	715XC
	Metal Can	-55°C to +125°C	715HM
Am715	DIP	-55°C to +125°C	715DM
Am/15	Flat Pak	-55°C to +125°C	715FM
	Dice	-55°C to +125°C	715XM

CONNECTION DIAGRAMS Top Views





Metal Can

LIC-733

NOTES:

- (1) On Metal Can. pin 5 is connected to case
- (2) On DIP, pin 10 is connected to bottom of package
- (3) On Flat Package, pin is connected to boltom of package

Am715/715C

MAXIMUM RATINGS

Supply Voltage	±18 V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±6 V
Input Voltage (Note 2)	±15 V
Operating Temperature Range Am715C Am715	0°C to +70°C -55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS ($V_s = \pm 15 \text{ V}$, $T_A = 25^{\circ}\text{C}$ unless otherwise specified)


Parameter			\m <u>7</u> 150	_		Am715		
see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	$R_{s} \leq 10 \text{ k}\Omega$		2.0	7.5	<u> </u>	2.0	5.0	m۷
Input Offset Current			70	250		70	250	nA
Input Bias Current			0.4	1.5		0.4	0.75	μА
Input Resistance			1.0			1.0		МΩ
Input Voltage Range		±10	±12		±10	±12		٧
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	74	92		74	92		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	•	70	400		70	300	μV/V
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{out} = \pm 10 V$	10	30		15	30		V/mV
Output Voltage Swing	$R_L \ge 2 k\Omega$	±10	±13		±10	±13		٧
Output Resistance			75			75		Ω
Supply Current			5.5	10		5.5	7.0	mΑ
Power Consumption			165	300		165	210	mW
Transient Response (Voltage Risetime Follower) Overshoot	$V_{out} = \pm 200 \text{ mV},$ $R_L = 2 \text{ k}\Omega, C_L = 30 \text{ pF}$		30 30	75 50		30 30	60 40	ns %
Slew Rate		10	65 40 20		15	65 40 20		V/μs V/μs V/μs
The Following Specifications Ap	ply Over The Operating Temperature Range	8						
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$			10			7.5	mV
Input Offset Current	$T_{A} = T_{A \text{ mex}}$ $T_{A} = T_{A \text{ min}}$			250 750			250 800	nA nA
Input Bias Current	$T_{A} = T_{A \text{ max}}$ $T_{A} = T_{A \text{ min}}$			1.5 7.5			0.75 4.0	μ Α μ Α
Common Mode Rejection Ratio	$R_{s} \leq 10 \text{ k}\Omega$	74			74			₫B
Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$			400			300	μV/V
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{out} = \pm 10 V$	8.0		•	10			V/mV
Output Voltage Swing	$R_L \ge 2 k\Omega$	±10			±10			٧


Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual-In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C, the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.

2. For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.

PERFORMANCE CURVES


Voltage Follower






The high gain and large bandwidth of the Am715 make it mandatory to observe the following precautions in using the device, as is the case with any high frequency amplifier. Circuit layout should be arranged to keep all lead lengths as short as possible and the output separated from the inputs and frequency compensation pins. The values of the feedback and source impedances should be kept small to reduce the effect of stray capacitance of the inputs. The power supplies must be bypassed to ground at the supply leads of the amplifier with low inductance capacitors. Capacitive loading must be kept to an absolute minimum, since the amplifier cannot tolerate more than 30 pF directly at its output with full feedback.


Follower & X1 Inverter Positive Large-Signal Pulse Response




X1 Inverter Small-Signal Pulse Response




Follower & X1 Inverter Negative Large-Signal Pulse Response



Voltage Follower Small-Signal Pulse Response





LIC-742

Description:


The Am725 and Am725C monolithic operational amplifiers are functionally, electrically and pin-for-pin equivalent to the Fairchild 725 and 725C. They are available in the hermetic metal can and DIP packages.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION

The 725/725C are instrumentation operational amplifiers. Device design has been optimized to provide low noise voltage, low offset voltage, low offset voltage drift and high common mode rejection. The 725 is offset voltage adjustable and is pin-for-pin compatible with the 108 and 101A amplifiers. However, additional frequency compensation components are required and should be determined by the desired closed loop gain.








ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	TO-99	0°C to +70°C	725HC
Am725C	DIP	0°C to +70°C	725DC
	Molded DIP	0°C to +70°C	725CN
	Dice	0°C to +7 0°C	725XC
	TO-99	-55°C to +125°C	725HM
Am725	DIP	-55°C to +125°C	725DM
	Dice	-55°C to +125°C	725XM



Am725/725C

MAXIMUM RATINGS

Supply Voltage	±22V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±5V
Input Voltage (Note 2)	±22V
Operating Temperature Range Am725 Am725C	-55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS ($V_S = \pm 15V$, $T_A = 25^{\circ}C$ unless otherwise specified)


			Am725C			Am725		
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage (Without external trim)	R _S <10 kΩ		0.5	2.5		0.5	1.0	mV
Input Offset Current			3.0	35		2,0	20	nA
Input Bias Current			50	125		42	100	nA
Input Noise Voltage	f ₀ = 10Hz f ₀ = 100Hz f ₀ = 1kHz		15 12 8.0			15 9.0 8.0		nV/√H nV/√H nV/√H
Input Noise Current	f ₀ = 10Hz f ₀ = 100Hz f ₀ = 1kHz		1.0 0.8 0.6			1.0 0.3 0.15		pA/√H pA/√H pA/√H
Input Resistance			3.0			1.5		MΩ
Input Voltage Range		±13.5	±14		±13.5	±14		V
Large Signal Voltage Gain	R _L >2kΩ V _{OUT} = ±10V	0.25	3.0		1.0	3.0		V/μ\
Common Mode Rejection Ratio	R _S <10kΩ	96	120		110	120	-	₫B
Power Supply Rejection Ratio	R _S <10kΩ		2.0	35		2.0	10	μν/\
Output Voltage Swing	R _L >10kΩ R _L >2kΩ	±12 ±10	±13 ±13		±12 ±12	±13.5 ±13.5		V
Output Resistance			150			150		Ω
Power Consumption			80	150		80	105	Wm

The Following Specifications A	Apply Over The Operat	ing Temper	ature Rang	jes				
Input Offset Voltage (Without external trim)	R _S <10kΩ		0.8	3.5			1.5	m∨
Average Temperature Coefficient of Input Offset Voltage (Without external trim)	R _S = 50Ω		1.2			2.0	5.0	μ ν /°C
Average Temperature Coefficient of Input Offset Voltage (With external trim)	R _S = 50Ω		0.5			0.6		μν/°c
Input Offset Current	TA(max) TA(min)		1.2 4.0	35 50		1.2 7.5	20 40	лА nA
Average Temperature Coefficient of Input Offset Current			25			25	150	pA/°C
Input Bias Current	T _{A(max)} T _{A(min)}		25 100	125 250		20 80	100 200	nA nA
Large Signal Voltage Gain	$R_L > 2k\Omega T_{A(max)}$ $R_L > 2k\Omega, T_{A(min)}$	0.125 0.125			1.0 0.25			V/μ V
Common Mode Rejection Ratio	R _S <10kΩ		115		100			dB
Power Supply Rejection Ratio	R _S <10kΩ		20				20	μ٧/٧
Output Voltage Swing	R _L >2kΩ	±10	±13		±10		İ	V


Notes: 1. Derate at 6.8 mW/°C for operation at ambient temperatures above 75°C.

2. For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.

PERFORMANCE CURVES



PERFORMANCE CURVES



Metallization and Pad Layout NULL NULL OUTPUT INPUT (+) SO x 95 Mils

SSS725 · SSS741 · SSS747


High-Performance Operational Amplifiers

Functional Description

The SSS series are high-performance operational amplifiers designed for systems demanding extremely high accuracy. Superior DC and AC characteristics of low input offset voltage, low input offset current, low input bias current and high large signal voltage gain provide performance comparable to discrete or hybrid modules. The SSS series are functionally, electrically and pin-for-pin equivalent to the PMI SSS series.

Distinctive Characteristics

- Superior DC and AC characteristics Vos, Ios, Avo, IB, CMRR, PSRR
- 100% reliability assurance testing in compliance with MIL-STD-883



Order Number	Package Type	Temperature Range
\$\$\$725J	Metal Can	-55°C - +125°C
SSS725BJ	Metal Can	-25°C · +85°C
SS\$725EJ	Metal Can	0°C++70°C
SS\$741J	Metal Can	-55°C - +125°C
SSS741CJ	Metal Can	0°C · +70°C
SSS747K	Metal Can	-55°C - +125°C
SS\$747Y	Hermetic DIP	-55°C - +125°C
SSS747M	Flat Pak	-55°C - +125°C
SSS747CK	Metal Can	0°C - +70°C
SSS747CY	Hermetic DIP	0°C - +70°C

SSS725 FREQUENCY

Compensation Component Values

AVCL	R ₁	C ₁	R ₂	C ₂
	(Ω)	(nF)	(Ω)	(nF)
1000	470	1.0		_
100	47	10	_	_
10	27	50	270	1.5
1	10	50	39	20

* Use R $_3$ = 51 Ω when the amplifier is operated with capacitive loads.

MAXIMUM RATINGS HIGH PERFORMANCE INSTRUMENTATION OF AMP SSS725 Supply Voltage ±22V Internal Power Dissipation (Note 1) 500mW Metal Can (TO-99) Differential Input Voltage ±5V Input Voltage (Note 2) ±22V Storage Temperature Range -65°C to +150°C **Operating Temperature Range** SS\$725 -55°C to +125°C SS\$725B -25°C to +85°C SSS725E 0°C to +70°C Lead Temperature (Soldering, 60 sec.) 300°C **Output Short-Circuit Duration** Indefinite

	T _A = 25°C Unless Otherwise Noted)		SSS725/	725E	\$\$\$72	5B	
ymbol	Parameter	Condition	Min.	Max.	Min.	Max.	Units
Vos	Input Offset Voltage (Without external trim)	R ₅ < 20 kΩ		0.5		0.75	mV
Ios	Input Offset Current			5.0		5.0	пA
IB	Input Bias Current			80		80	nA
e _n	Input Noise Voltage (Note 3)	f _O = 10Hz f _O = 100Hz f _O = 1 kHz		15.0 9.0 7.5		15.0 9.0 7.5	nV/√H: nV/√H nV/√H:
In	Input Noise Current (Note 3)	f _o = 10Hz f _o = 100Hz f _o = 1 kHz		1.2 0.6 0.25		1,2 0.6 0.25	pA/√H: pA/√H: pA/√H:
Rin	Input Resistance		0.7		0.7		MΩ
A _{vo}	Large Signal Voltage Gain	R _L > 2kΩ V _O = ±10V	1,000,000		1,000,000		
v _{om}	Maximum Output Voltage Swing	R _L > 10kΩ R _L > 2kΩ R _L > 1kΩ	±12.5 ±12.0 ±11.0		±12.5 ±12.0 ±11.0		V
CMVR	Input Voltage Range		±13.5		±13.5		V
CMRR	Common Mode Rejection Ratio	R _s ≤ 20 kΩ	120		110		dB
PSRR	Power Supply Rejection Ratio	R _s < 20 kΩ		5.0	1	5.0	μV/V
Pd	Power Consumption	-	Ì	120		120	mW
Avo	Large Signal Voltage Gain	R _L > 500Ω V _O = ±0.5 V V _S = ±3 V	100,000		100,000		
Pd	Power Consumption	V _s = ±3V		6		6	mW

The Following Specifications Apply Over The Operating Temperature Range

		SS\$725		SSS	SSS725E		SSS725B	
Symbol	Parameter	Condition	Min. Max	c. Min.	Max.	Min.	Max.	Units
Vos	Input Offset Voltage (Without externel trim)	R _S < 20 kΩ	0.7		0.6		1,0	mV
	Average Input Offset Voltage Drift (Without external trim) (Note 4)	R _s = 50 Ω	2.0		2.0 (Note 3)		2.8 (Note 3)	μV/°(
-	Average Input Offset Voltage Drift (With external trim) (Note 4)	R _s = 50 Ω	1.0		0.6		1.0 (Note 3)	μV/°(
los	Input Offset Current	TA MAX. TA MIN.	4.0 18.0		5.0 7.0		5,0 14.0	nA nA
	Average Input Offset Current Drift		90		40 (Note 3)		90 (Note 3)	pA/°C
Ig	Input Bias Current	TA MAX. TA MIN.	70 180		80 100		80 150	nA nA
CMRR	Common Mode Rejection Ratio	R _s < 20 kΩ	110	115		106		dB
PSRR	Power Supply Rejection Ratio	R _S < 20 kΩ	8.0		7.0		8,0	μ٧/\
A _{vo}	Large Signal Voltage Gain	V ₀ = ±10V; T _A MAX. R _L > 2kΩ; T _A MIN.	1,000,000 500,000	1,000,000 800,000		1,000,000 500,000		
Vom	Maximum Output Voltage Swing	R _L > 2kΩ	±12.0	±12.0		±12.0		V

Notes 1. Derate at 6.8 mW/°C for operation at ambient temperatures above 75°C.

^{2.} For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.

Parameter is not 100% tested. 90% of all units meet these specifications.
 Thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent the realization of the performance indicated if both sides of the contacts are not kept at approximately the same temperature. Therefore, the device ambient temperature should not be altered without simultaneously changing the contact temperature.

WAXINUM RATINGS HIGH PERFORMANCE PREQUENCY COMPENSATED OF AMP	33374177410
Supply Voltage	
SSS741	±22V
SSS741C	±18V
Internal Power Dissipation (Note 1)	500mW
Differential Input Voltage	±30V
Voltage between Offset Null and V	±0.5V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
SSS741	-55°C to +125°C
SSS741C	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

	CAL CHARACTERISTICS (TA			741		741C	
mbol	Parameter	Conditions	Min.	Max.	Min.	Max.	Units
Vos	Input Offset Voltage	$R_s \le 50 \mathrm{k}\Omega$		2.0		5.0	mv
los	Input Offset Current			5.0		20	nA
I _B	Input Bias Current			50		100	nA
Rin	Input Resistance		2.0		1.0		MΩ
A _{vo}	Large-Signal Voltage Gain	$V_s = \pm 15 \text{V}, R_{\perp} > 2 \text{k}\Omega$ $V_{\text{out}} = \pm 10 \text{V}$	100		50		V/mV
	Output Voltage Swing	$V_s = \pm 15 \text{ V, R}_{\perp} > 10 \text{ k}\Omega$	±12		±12		V
V _{om}	Output Voltage Swilig	R _L > 2kΩ	±10		±10		V
CMVR	Input Voltage Range	V _s = ±15V	±12		±12		V
		V _S = ±20 V	±15				
CMRR	Common Mode Rejection Ratio	$R_{\rm S} \le 50 k\Omega$	80		70		dB
PSRR	Power Supply Rejection Ratio	$R_s < 50 k\Omega$		100		150	μV/V
Pd	Power Consumption	V _s < ±15∨		85		85	mW
The Follow	ring Specifications Apply Over the Operat	ing Temperature Range					
Vos	Input Offset Voltage	R _s < 50kΩ		3.0		6.0	mV
los	Input Offset Current			10		50	пА
I _B	Input Bias Current			100		200	nA
A _{vo}	Large-Signal Voltage Gain	$V_s = \pm 15 \text{V}, R_L > 2 \text{k}\Omega$ $V_{\text{out}} = \pm 10 \text{V}$	25		25		V/mV
V	Output Voltage Swing	$V_s = \pm 15 \text{ V}, R_L > 10 \text{ k}\Omega$	±12		±12		V
V _{om}	Output voltage swing	R _L > 2kΩ	±10		±10		
CMVR	Input Voltage Range	V _S = ±20 V	±15				V
CMRR	Common Mode Rejection Ratio	R _s < 50 kΩ	80		70		dB
PSRR	Power Supply Rejection Ratio	R _s < 50 kΩ		100		150	μV/V


- Notes 1. Derate metal can package at 6.8mW/°C for operation at ambient temperatures above 75°C.


 2. For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.


 3. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.

 4. The SSS741 specifications apply for ±5V ≤ V_s ≤ ±20 V. The SSS741C specifications apply for V_s ≈ ±16 V.

GUARANTEED PERFORMANCE







MAXIMUM RATINGS HIGH-PERFORMANCE DUAL FREQUENCY COMPENSATED OP AMP SSS747/747C Supply Voltage SSS747 ±22V SSS747C ±18V Internal Power Dissipation (Note 1) DIP, Metal Can Wm008 Flat Package 500mW Differential Input Voltage ±30V Voltage between Offset Null and V ±0.5V Input Voltage (Note 2) ±15V **Output Short-Circuit Duration (Note 3)** Indefinite **Operating Temperature Range** SSS747 -55°C to +125°C SSS747C 0°C to +70°C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 60 sec.) 300°C

ELECTRICAL CHARACTERISTICS (TA = 25°C) (Note 4)


			SSS747		SSS747C		
Symbol	Parameter	Conditions	Min.	Max.	Min.	Max.	Units
Vos	Input Offset Voltage	$R_s \le 50 k\Omega$		2.0		5.0	mV
los	Input Offset Current	· · · · · · · · · · · · · · · · · · ·		5.0		20	nΑ
I _B	Input Bias Current			50		100	nA
Rin	Input Resistance		2.0		1.0		MΩ
Avo	Large Signal Voltage Gain	$R_L > 2k\Omega$, $V_S = \pm 15V$, $V_{out} = \pm 10V$	100		50		V/mV
V _{om}	Output Voltage Swing	$V_s = \pm 15 V, R_L > 10 k\Omega$ $R_L > 2 k\Omega$	±12 ±10		±12 ±10		V
CMVR	Input Voltage Range	V _s = ±15 V V _s = ±20 V	±15		±12		V
CMRR	Common Mode Rejection Ratio	R _s < 50 kΩ	80		70		dB
PSRR	Power Supply Rejection Ratio	$R_s \le 50 k\Omega$		100		150	μV/V
Pd	Power Dissipation	V _s ≤ ±15V		85		85	mW
cs	Channel Separation		100				dB
The Followin	g Specifications Apply Over The Operating	Temperature Ranges					
Vos	Input Offset Voltage	R _s < 50 kΩ		3.0		6.0	mV
tos	Input Offset Current			10		50	nA
1 _B	Input Bias Current			100		150	nA
A _{vo}	Large Signal Voltage Gain	$V_S = \pm 15 V$, $V_O = \pm 10 V$, $R_L > 2 k\Omega$	25		25		V/mV
v _{om}	Output Voltage Swing	$V_S = \pm 15 \text{ V, R}_L > 10 \text{ k}\Omega$	±12		±12		V
		R _L > 2kΩ	±10		± 10		
CMVR	Input Voltage Range	V _s = ±20 V	±15				
CMRR	Common Mode Rejection Ratio	$R_s < 50 k\Omega$	80		70		dB
PSRR	Power Supply Rejection Ratio	R _s < 50kΩ		100		150	μV/V

Notes 1. Derete metal can package at 6.8 mW/°C for operation at ambient temperatures above 30°C, the dual-in-line package at 9 mW/°C for operation at ambient temperatures above 60°C, and the Flat package at 5.4 mW/°C for operation at ambient temperatures above 57°C.


2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

3. Short circuit may be ground or either supply. Rating applies to 125°C case temperature or +60°C ambient temperature for each side.

4. The SSS747 specifications apply for ±5V < V_S < ±20V, unless otherwise noted. The SSS747C specifications apply for ±5V < V_S < ±15V, unless otherwise noted.



SSS725 SSS741 NULL A NULL A NULL A NULL A NULL A NULL A NULL A NULL A NULL A NULL A NULL A NULL A NULL B



Description:

The Am741 Series Frequency Compensated Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild μ 741 series. The are available in the hermetic metal can, flat package, and dual-in-line packages as well as plastic dual-in-line.

The Am741A and Am741E are tested to the electrical characteristics of the current revision of MIL-M-38510/10101.


Distinctive Characteristics:

100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION

The Am741 series are differential input, class AB output amplifiers intended for general purpose applications. They are protected against faults at input and output, and require no external components for frequency compensation.




APPLICATIONS

DIFFERENTIATOR

UNITY GAIN VOLTAGE FOLLOWER

LIC-762



INTEGRATOR

61								
	ORDERING INFORMATION							
Part Number	Package Type	Temperature Range	Order Number					
	Metal Can	0°C to +70°C	741HC					
Am741C	Hermetic DIP	0°C to +70°C	741DC					
	Dice	0°C to +70°C	741XC					
	Metal Can	-55°C to +125°C	741HM					
	Hermetic DIP	-55°C to +125°C	741DM					
Am741	Flat Pack	~55°C to +125°C	741FM					
	Dice	~55°C to +125°C	741XM					
	Metal Can	0°C to +70°C	741EHC					
Am741E	Hermetic DIP	0°C to +70°C	741EDC					
	Metal Can	-55°C to +125°C	741AHM					

-55°C to +125°C


-55°C to +125°C

Am741A

Hermetic DIP

Flat Pack

OOUTPUT



741ADM

741AFM

MAXIMUM RATINGS

Supply Voltage	
Am741/741A/741E	±22 V
Am741C	±18 V
Internal Power Dissipation (Note 1)	500 mW
Differential Input Voltage	±30 V
Voltage between Offset Null and V	±0.5 V
Input Voltage (Note 2)	±15 V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
Am741/741A	-55°C to +125°C
Am741C/741E	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS ($V_s = \pm 15 \text{ V}$, $T_A = 25^{\circ}\text{C}$ unless otherwise specified)

Parameter			Am741	C		Am741		
(see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	$R_{\rm S} \leq 10 \ {\rm k}\Omega$		2.0	6.0		1.0	5.0	mV
Input Offset Current			20	200	Ţ	20	200	nA
Input Bias Current			80	500	Γ	80	500	nA
Input Resistance		0.3	2.0		0.3	2.0		MΩ
Input Capacitance			1.4			1.4		pF
Offset Voltage Adjustment Range			±15			±15		mV
Input Voltage Range		±12	±13		-±12	±13		V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{out} = \pm 10 V$	20	200		50	200		V/mV
Output Resistance			75			75		Ω
Output Short-Circuit Current			25			25		mA
Supply Voitage Rejection Ratio	$R_{\rm S} \le 10 \rm k\Omega$		30	150		30	150	μV/V
Common Mode Rejection Ratio	$R_{\rm S} \le 10 \ k\Omega$	70	90		70	90		dB
Supply Current			1.7	2.8	T -	1.7	2.8	mA
Power Consumption			50	85		50	85	mW
Transient Response (unity gain) Risetime Overshoot	$V_{in} = 20 \text{ mV}, R_L = 2 \text{ k}\Omega, C_L \le 100 \text{ pF}$		0.3 5.0			0.3 5.0		μ s %
Slew Rate	$R_L \ge 2 k\Omega$	0.3	0.4		0.3	0.4		V/μs
The Following Specifications Appl	y Over The Operating Temperature Rang	es						
Input Offset Voltage	$R_{\rm S} \le 10 \text{ k}\Omega$			7.5			6.0	mV
Input Offset Current	T _{A(max)} T _{A(min)}		9.0 35	300 300	•	7.0 85	200 500	nA nA
Input Bias Current	T _{A(max)} T _{A(min)}	_	0.04 0.13	8.0 8.0		0.03 0.3	0.5 1.5	μ Α μ Α
Input Voltage Range		±12	±13		±12	±13		٧
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$		30	150		30	150	μV/V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{out} = \pm 10 V$	15			25			V/mV
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ $R_L \ge 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V V
Supply Current	T _{A(max,} T _{A(min)}		1.6 1.8	3.3 3.3		1.5 2.0	2.5 3.3	mA mA
Power Consumption	T _{A(max)} T _{A(min)}	· · ·	48 54	100 100		45 60	75 100	mW mW

Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C, the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 57°C.
 For supply voltages less than ±15V, the maximum input voltage is equal to the supply voltage.
 Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.

Am741/741C/741A/741E

Parameters (see definitions)	Conditions	Min.	Тур.	Max.	Units
Input Offset Voltage	R _S < 50Ω		0.8	3.0	mV
Input Offset Current			3.0	30	nA
Input Bias Current (Note 5)			30	110	nA
Power Supply Rejection Ratio (Note 6)	$V_S = +10, -20; V_S = +20, -10V, R_S = 50\Omega$		15	50	μV/V
Common Mode Rejection	V _{CM} = ±15V	80			dB
Output Short Circuit Current	±V _{CC} = ±15V, V _O = ±15V Short to Other Supply	9		40	mA
Power Dissipation		10		150	mW
	±V _{CC} = ±20V; R _L = 2kΩ, 10kΩ; V _O = ±15V	50			V/mV
Large Signal Voltage Gain	$\pm V_{CC} = \pm 5V$; R _L = $2k\Omega$, $10k\Omega$; $V_{O} = \pm 2V$	10			V/mV
Transient Response (unity gain) Rise Time			0.30	0.8	μς
Overshoot		1 -	5.0	20	%
Adjustment for Input Offset Voltage	(Note 7)	7.5			m∨
Large Signal Voltage Swing	R _L ≈ 10kΩ	32			Volts
	R _L ≈ 2kΩ	30			Volts
Slew Rate (unity gain)	V _{IN} = ±10V	0.3	0.42		V/µs
Noise	Bandwidth = 5kHz			15	μ∨ RMS
IAOISE	Bandwidth = 5kHz			40	μV Peak
The Following Specifications Apply for	Min ≤ T _A ≤ Max				
Input Offset Voltage				4.0	mV
Average Input Offset Voltage Drift				15	μV/°C
	TA(max)	+		30	nA
Input Offset Current	TA(min)	1		70	nA
	25°C < T _A < Max		_	200	pA/°C
Average Input Offset Current Drift	Min ≤ T _A ≤ 25°C			500	pA/°C
Innut Bire Courses (Note 5)	TA(max)	1.0		110	nΑ
Input Bias Current (Note 5)	T _{A(min)}	1.0		265	nA
Output Short Circuit Current	TA(max)	9.0		40	mA
Output Short Circuit Current	T _{A(min)}	9.0		55	mA
Power Dissipation	TA(max)			135	mW
- Cittle Dissipation	TA(min)			165	mW
Large Signal Voltage Swing	R _L = 10kΩ	32			Volts
Eargo Orginal Voltage Stating	R _L = 2kΩ	30			Volts
Large Signal Voltage Gain	±V _{CC} = ±20V; R _L = 2kΩ, 10kΩ; V _O = ±15V	32			V/mV
Longo Digital Voltage Cattl	±V _{CC} = ±5V; R _L = 2kΩ, 10kΩ; V _O = ±2V	10			V/mV


Notes: 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for the metal can, 8.3 mW/°C for the DIP Hating applies to ambient temperatures up to 70 C. Above 70 C ambient derate linearly at 6.3mW/°C for the metal car and 7.1mW/°C for the Flatpak.
 For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
 Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 75°C ambient temperature.
 TA(min) for 741A is -55°C and for 741E is 0°C. TA(max) for 741A is +125°C and for 741E is +70°C.
 Input bies currents are measured individually to specified limits.


6. PSRR measured separately for positive and negative supply to specified limits.


7. Vos adjust is measured in both positive and negative direction to the specified limit.

6

PERFORMANCE CURVES









LIC-765


Slew Rate and Transient Response Test Circuit





 $C_L \le 100 \text{ pF}$ $R_L = 2 \text{ k}\Omega$




1M








Input Common Mode Voltage Range As A Function Of Supply Voltage





56 X 56 Mils

Am747/747C/747A/747E

Dual Frequency-Compensated Operational Amplifiers

Description:

LIC-772

The Am747 Series Dual Frequency-Compensated Operational Amplifiers are functionally, electrically, and pinfor pin equivalent to the Fairchild µA747 series. They are available in the hermetic metal can, dual-in-line and flat packages as well as plastic dual-in-line.

The Am747A and Am747E are tested to the electrical characteristics of the current revision of MIL-M-38510/10102.


Distinctive Characteristics:

100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.

Electrically tested and optically inspected dice for the assemblers of hybrid products.


FUNCTIONAL DESCRIPTION

The Am747 is a dual Am741 internally compensated operational amplifier. The Am747 Series are differential input, class AB output amplifiers intended for general purpose applications. They are protected against faults at input and output, and require no external components for frequency compensation.




Note: V⁺A and V⁺B connected internally. For separate V⁺ pins order as 747-1.


QUADRATURE OSCILLATOR



APPLICATIONS


NOTCH FILTER USING THE Am747 AS A GYRATOR






CONNECTION DIAGRAMS
Top Views

ORDERING INFORMATION								
Part Number	Package Type	Temperature Range	Order Number					
Am747C	Hermetic DIP	0°C to +70°C	747DC					
	Metal Can	0°C to +70°C	747HC					
	Molded DIP	0°C to +70°C	747PC					
	Dice	0°C to +70°C	747XC					
	Hermetic DIP	-55°C to +125°C	747DM					
	Metal Can	–55°C to +125°C	747HM					
Am747	Flat Pak	-55°C to +125°C	747FM					
	Dice	_55°C to +125°C	747XM					
	Hermetic DIP	0°C to +70°C	747EDC					
Am747E	Metal Can	0°C to +70°C	747EHC					
	Hermetic DIP	-55°C to +125°C	747ADM					
Am747A	Metal Can	-55°C to +125°C	747AHM					
	Flat Pak	-55°C to +125°C	747AFM					



Dual-In-Line



Notes: 1. On Metal Can, pin 5 is connected to case. 2. On OIP, pin 4 is connected to bottom of package. 3. On Flat Package, pin 4 is connected to bottom of package. 4. V*A and V*B are connected internally.

Am747/747C/747A/747E

MAXIMUM RATINGS

±22 V
±18 V
800 mW
500 mW
±30 V
±0.5 V
±15 V
Indefinite
-55°C to +125°C
0°C to +70°C
-65°C to +150°C
300°C

ELECTRICAL CHARACTERISTICS—Each Amplifier ($V_s=\pm 15~V,\, T_A=25^{\circ}C$ unless otherwise specified)

Parameter			Am747			Am747	,	
(see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		2.0	6.0	<u> </u>	1.0	5.0	mV
Input Offset Current			20	200		20	200	nA
Input Bias Current			80	500		80	500	nA
Input Resistance		0.3	2.0		0.3	2.0		ΩM
Input Capacitance			1.4			1.4		pF
Offset Voltage Adjustment Range			±15			±15		mV
Input Voltage Range		±12	±13		±12	±13		٧
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{out} = \pm 10 V$	25	200		50	200		V/mV
Output Resistance			75			75		Ω
Output Short-Circuit Current			25			25		mA
Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$		30	150		30	150	μV/V
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Current			1.7	2.8		1.7	2.8	mA
Power Consumption			50	85		50	85	mW
Transient Response (unity gain) Risetime Overshoot	$V_{in} = 20 \text{ mV}, R_L = 2 \text{ k}\Omega, C_L \le 100 \text{ pF}$		0.3 5.0			0.3 5.0		μs %
Slew Rate	$R_{L} \geq 2 k\Omega$	0.3	0.4		0.3	0.4		V/µs
Channel Separation	$R_S = 50 \Omega, R_L \ge 10 k\Omega$		120			120		dB
The Following Specifications Appl	y Over The Operating Temperature Rang	es			i			
Input Offset Voltage	$R_{S} \le 10 \text{ k}\Omega$			7.5			6.0	mV
Input Offset Current	T _{A(max)} T _{A(min)}		9.0 35	300 300		7.0 85	200 500	nA nA
Input Bias Current	T _{A(mex)} T _{A(min)}		0.04 0.13	8.0 8.0		0.03 0.3	0.5 1.5	μΑ Αμ
Input Voltage Range		±12	±13		±12	±13		٧
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$		30	150		30	150	μV/V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{out} = \pm 10 V$	15			25			V/mV
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ $R_L \ge 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V
Supply Current	T _{A(mox)} T _{A(min)}		1.6 1.8	3.3 3.3		1.5 2.0	2.5 3.3	mA mA
Power Consumption	T _{A(max)} T _{A(min)}		48 54	100 100		45 60	75 100	mW mW

Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 30°C, the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 60°C, and the Flat Package at 5.4 mW/°C for operation at ambient temperatures above 57°C.
 For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
 Short circuit may be ground or either supply. Rating applies to 125°C case temperature or +60°C ambient temperature for each side.

ELECTRICAL CHARACTERISTICS (VS = ±15V. TA = 25°C unless otherwise specified) Am747A/747F

Parameters (see definitions)	Conditions	Min.	Тур.	Max.	Units
Input Offset Voltage	R _S < 50Ω		0.8	3.0	m۷
Input Offset Current			3.0	30	пA
Input Bias Current (Note 5)			30	110	nA
Power Supply Rejection Ratio (Note 6)	V _S = +10, -20; V _S = +20, -10V, R _S = 50Ω		15	50	μV/V
Common Mode Rejection	V _{CM} = ±15V	80			ď₿
Output Short Circuit Current	±V _{CC} = ±15V, V _O = ±15V			1	
Output short Circuit Current	Short to Other Supply	9		40	mA
Power Dissipation		10		150	mW
Large Signal Voltage Gain	±V _{CC} = ±20V; R _L = 2kΩ 10kΩ; V _O = ±15V	50			V/mV
Large Signal Voltage Gain	±VCC = ±5V; RL = 2kΩ 10kΩ; VO = ±2V	10	•		V/mV
Transient Response (unity gain)					
Rise Time			0.30	0.8	μs
Overshoot			5.0	20	%
Adjustment for Input Offset Voltage	(Note 7)	7.5			m۷
Large Signal Valence Suring	R _L = 10kΩ	32			Volts
Large Signal Voltage Swing	R _L = 2kΩ	30			Volts
Slew Rate (unity gain)	V _{IN} = ±10V	0.3	0.42		V/µs
Al	Bandwidth = 5kHz			15	μV RMS
Noise	Bandwidth = 5kHz			40	μV Peak
The Following Specifications Apply for	r Min ≤ T _Δ ≤ Max		·		
Input Offset Voltage		T		4.0	m∨
Average Input Offset Voltage Drift				15	μV/°C
	T _{A(max)}			30	nA
Input Offset Current	TA(min)			70	nA
	25°C < TA < Max			200	pA/°C
Average Input Offset Current Drift	Min < TA < 25°C	 		500	pA/°C
	T _A (max)	1.0		110	nA
Input Bias Current (Note 5)	TA(min)	1.0		265	nA
0	TA(max)	9.0		40	mA
Output Short Circuit Current	T _A (min)	9.0		55	mA
	TA(max)			135	mW
Power Dissipation	TA(min)			165	mW
	R _L = 10kΩ	32		 	Volts
Large Signal Voltage Swing	R _L = 2kΩ	30			Volts
	$\pm V_{CC} = \pm 20V; R_L = 2k\Omega, 10k\Omega; V_O = \pm 15V$	32			V/mV
Large Signal Voltage Gain	$\pm V_{CC} = \pm 5V$; R _L = $2k\Omega$, $10k\Omega$; $V_{O} = \pm 2V$	10		 	V/mV

Notes: 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3mW/°C for the metal can, 8.3mW/°C for the DIP and 7.1mW/°C for the Flatpak.

and 7.1mW/ C for the Flatpak.

2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

3. Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 75°C ambient temperature.

4. TA{min} for 741A is -55°C and for 741E is 0°C. TA{max} for 741A is +125°C and for 741E is +70°C.


5. Input bias currents are measured individually to specified limits.


6. PSRR measured separately for positive and negative supply to specified limits.


7. VOS adjust is measured in both positive and negative direction to the specified limit.

PERFORMANCE CURVES (Each Amplifier)

Power Consumption As A Function Of Supply Voltage 100 TA - 25°C








LIC-776


Transient Response Test Circuit

TEMPERATURE - °C



LIC-777


 $C_L \le 100 \text{ pF}$ $R_L = 2 \text{ k}\Omega$




PERFORMANCE CURVES (Cont.) (Each Amplifier) Output Resistance As A Function Of Frequency Common Mode Rejection Ratio As A Function Of Input Resistance And Input Capacitance As A Function Of Frequency Frequency 100 104 600 V_S = ±15V T_A = 25°C COMMON MODE REJECTION RATIO 90 500 60 NPUT CAPACITANCE-RESISTANCE 70 NPUT RESISTANCE 400 60 300 50 40 200 30 20 100 10 10 10k 100k 1M 10M 10 100 1k 100 100 FREQUENCY - Hz FREQUENCY - Hz FREQUENCY - Hz Frequency Characteristics As A Function Of Supply Voltage Voltage Follower -Signal Pulse Response Large Translent Response 28 10 Vs = ±15V TA = 25°C TA = 25°C 24 TRANSIENT 20 RESPONSE 909 RELATIVE VALUE **JUTPUT VOLTAGE** OUTPUT - mV 16 12 1.0 -2 Vs = ±15V CLOSED LOOF TĂ ≈ 25°C BANDWIDTH R = 2kΩ = 100o RISE TIME 0 -10 0 10 20 30 40 50 60 70 80 90 O 1.5 2.0 0.5 20 TIME - µS TIME - #S SUPPLY VOLTAGE - ±V Frequency Characteristics As A Function Of Open Loop Voltage Gain As A Function Of **Ambient Temperature Supply Voltage** 110 T_ = 25°C = ±15V 105 TRANSIENT VOLTAGE GAIN-dB RELATIVE VALUE 100 RESPONSE SI FW RATE 90 CLOSED LOO 0.8 BANDWIDTH 0.6 100 2 8 10 12 14 16 18 20 TEMPERATURE - °C SUPPLY VOLTAGE - ±V **Output Voltage Swing** Input Common Mode As A Function Of Supply Voltage Voltage Range As A Function Of Supply Voltage COMMON MODE VOLTAGE RANGE - ±V PEAK_TO_PEAK OUTPUT SWING - V R_L≥2kΩ 36 32 12 28 24 20 16 12 SUPPLY VOLTAGE - ±V SUPPLY VOLTAGE - ±V LIC-779

ADDITIONAL APPLICATIONS


COMPRESSOR/EXPANDER AMPLIFIERS



ANALOG MULTIPLIER




TRACKING POSITIVE AND NEGATIVE VOLTAGE REFERENCES



LIC-781

LIC-782

Metallization and Pad Layout



Am748/748C

Operational Amplifier


Description: The Am748/748C Monolithic Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Fairchild μ A748 and μ A748C. Both are available in the hermetic metal can, dual-in-line, and flat packages.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL STD 883 Class B.

Electrically tested and optically inspected dice for the assemblers of hybrid products.


FUNCTIONAL DESCRIPTION:

The Am748 and Am748C are differential input class AB output amplifiers intended for general-purpose application. They are protected against faults at input and output, and may be frequency compensated with an external 30 pF capacitor.




APPLICATIONS

DIFFERENTIATOR



INTEGRATOR




LIC-784 LIC-785

ORDERING	INFORMATION
----------	-------------

Part Number	Package Type	Temperature Range	Order Number
	Metal Can	0°C to +70°C	748HC
Am748C	Hermetic DIP	0°C to +70°C	748DC
	Dice	0°C to +70°C	748XC
	Metal Can	-55°C to +125°C	748HM
Am748	Hermetic DIP	–55°C to +125°C	748DM
	Dice	-55°C to +125°C	748XM

CONNECTION DIAGRAMS Top Views



Dual-In-Line

FREG COMP PREG COMP PREG COMP PREG COMP A COMP PREG COMP A COMP PREG COMP PR

- (1) On Metal Can, pin 4 is connected to case.
- (2) On DIP, pin 6 is connected
- (3) On Flat Package, pin 5 is connected to bottom of package.

MAXIMUM RATINGS	
Supply Voltage Am748 Am748C	±22 V ±18 V
Power Dissipation (Note 1)	500 mW
Differential input Voltage	±30 V
Input Voltage (Note 2)	±15 V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range Am748 Am748C	−55°C to +125°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


ELECTRICAL CHARACTERISTICS ($V_s=\pm 15~V,\, T_A=25^{\circ}C$ unless otherwise specified)


ALLVISOR DETINO


Parameter (see definitions)	Conditions	Min.	\m7480 Typ.	; Max.	Min.	Am74 Typ.	48 Max.	Units
Input Offset Voltage	$R_{S} \leq 10 \text{ k}\Omega$		2.0	6.0	T	1.0	5.0	m۷
Input Offset Current			20	200	<u> </u>	20	200	nA
Input Bias Current			80	500		80	500	nA
Input Resistance		0.3	2.0		0.3	2.0		MΩ
Input Capacitance			1.4			1.4		ρF
Offset Voltage Adjustment Range			±15			±15		mV
Input Voltage Range		±12	±13		±12	±13		V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{out} = \pm 10 V$	50	200		50	200		V/mV
Output Resistance			75			75		Ω
Output Short-Circuit Current			25		!	25		mA
Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$		30	150		30	150	μV/V
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Current			1.7	2.8		1.7	2.8	mA
Power Consumption			50	85		50	85	mW
Transient Response (unity gain) Risetime Overshoot	$V_{in}=20$ mV, $R_{L}=2$ k Ω , $C_{L}\leq100$ pF		0.3 5.0			0.3 5.0		μs %
Stew Rate	$R_L \ge 2 k\Omega$	0.2	0.5		0.2	0.5		V/µS
The Following Specifications Appl	y Over The Operating Temperature Range	8			l		·	
Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$			7.5	ſ		6.0	mΫ
Input Offset Current	T _{A(max)} T _{A(min)}		9.0 35	300 300		7.0 85	200 500	nA nA
Input Bias Current	T _{A(max)} T _{A(min)}		0.04 0.13	0.8 0.8		0.03 0.3	0.5 1.5	μ Α μ Α
Input Voltage Range		±12	±13		±12	±13		٧
Common Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \le 10 \text{ k}\Omega$		30	150		30	150	μV/V
Large-Signal Voltage Gain	$R_L \ge 2 k\Omega$, $V_{out} = \pm 10 V$	25			25			V/mV
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$ $R_L \ge 2 \text{ k}\Omega$	±12 ±10	±14 ±13		±12 ±10	±14 ±13		V V
Supply Current	T _{A(max)} T _{A(min)}		1.6 1.8	3.3 3.3		1.5 2.0	2.5 3.3	mA mA
Power Consumption	T _{A(max)} T _{A(min)}		48 54	100 100		45 60	75 100	mW mW

Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 75°C and the Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 95°C.
 For supply voltages less than ±15 V, the maximum input voltage is equal to the supply voltage.
 Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature.

PERFORMANCE CURVES









LIC-787

TRANSIENT RESPONSE TEST CIRCUIT



$$C_{L} \le 100 \text{ pF}$$
 $R_{L} = 2 \text{ k}\Omega$


PERFORMANCE CURVES Input Offset Current As A Function Of **Input Offset Current Power Consumption** As A Function Of As A Function Of Supply Voltage **Ambient Temperature Ambient Temperature** 40 T_A = 25°C V_S = ±15V 70 120 30 INPUT OFFSET CURRENT OFFSET CURRENT 748 100 60 POWER CONSUMPTION 80 7480 20 60 40 40 10 10 15 -60 -20 20 100 -60 -20 20 60 100 140 SUPPLY VOLTAGE - ±V TEMPERATURE - °C TEMPERATURE - °C Output Voltage Swing As A Function Of Output Short-Circuit Current As A Function Of **Absolute Maximum Power** Dissipation As A Function Of Ambient Temperature Load Resistance **Ambient Temperature** 28 35 600 Vs = ±15V DUAL IN-LINE - mA 26 - 25°C Ě 500 24 30 CIRCUIT CURRENT 22 PEAK -- TO-PEAK OUTPUT POWER DISSIPATION 400 20 26 18 300 16 20 200 14 12 15 100 10 0 10 25 45 65 85 105 125 0.1 0.2 0.5 1.0 2.0 5.0 100 -60 -20 20 60 140 TEMPERATURE - °C LOAD RESISTANCE - $k\Omega$ TEMPERATURE-°C Input Noise Voltage As A Function Of Frequency Input Noise Current As A Function Of Frequency **Broadband Noise For** Various Bandwidths - A3/H3 10 10-21 100 = ±15V = ±15V TO INPUT = 25°C CURRENT 10-1 10-22 VOLTAGE 10 10-10*23 REFERRED 7-77 SQUARE NOISE 10 SOUARE 10-2 10 тп NOISE 10-2 10-1 10-24 100 104 1001 10 FREQUENCY - Ha FREQUENCY - Hz SOURCE RESISTANCE – Ω Open Loop Voltage Gain As A Function Of Frequency Open Loop Phase Response As A Function Of Frequency Output Voltage Swing As A Function Of Frequency 10 VS = ±15V 36 ٧s T_A = 25 C R_L = 10kΩ C₁ = 30 pF 10 **OUTPUT SWING** TA = 25°C 32 = 30 oF DEGREES 10 28 24 10 C₁ = 3 pF 20 10 16 PHASE PEAK-TO-PEAK c, 12 10 10--180 10 100 10k 100k 1M 10M 10 100 10k 100k 10M 100 10k 100k FREQUENCY - Hz FREQUENCY - Hz FREQUENCY - Hz LIC-789



LIC-791


LIC-793

BASIC Am748 AMPLIFIER APPLICATIONS




UNITY GAIN VOLTAGE FOLLOWER

INVERTING AMPLIFIER




٠	GAIN	В, .	R ₃	B.W.	Rin
	1	10 kΩ	10 kΩ	1 MHz	10 kΩ
	10	1 kΩ	10 kΩ	100 kHz	1 kΩ
	100	1 kΩ	100 kí?	10 kHz	1 kΩ
LIC-792	1000	100 12	100 kΩ	1 kHz	100 13

NON-INVERTING AMPLIFIER



Metallization and Pad Layout



49 × 56 Mils

Am1501

Dual Operational Amplifiers

Distinctive Characteristics

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics

- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of 10V/μs as a summing amplifier

FUNCTIONAL DESCRIPTION


The Am1501 series are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor. The combination of low-input currents, low-offset voltage, low noise, and versatility of compensation classify the Am1501 series amplifiers for low level and general purpose applications.

DESCRIPTION

The Am1501 series of dual operational amplifiers are two LM101A type op amps in a single hermetic package. They are functionally, electrically and pin-for-pin equivalent to the National LH2101A series. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles.

The Am1501M is specified for operation over the -55°C to +125°C military temperature range. The Am1501L is specified for operation over the -25°C to +85°C temperature range. The Am1501C is specified for operation over the 0°C to +70°C temperature range.

FUNCTIONAL DIAGRAM




ORDERING INFORMATION


Part Number	Package Type	Temperature Range	Order Number
A=1501C	Hermetic Dip	0°C to +70°C	AM1501 DC
Am1501C	Flat Pak	0°C to +70°C	AM1501FC
A1E011	Hermetic Dip	-25°C to:+85°C	AM1501DL
Am1501L	Flat Pak	-25°C to +85°C	AM1501FL
A1501M	Hermetic Dip	-55°C to +125°C	AM1501DM
Am1501M	Flat Pak	-55°C to +125°C	AM1501FM

CONNECTION DIAGRAMS Top Views

Dual-In-Line



Flat Package



Note: Pin 1 is marked for orientation.

LIC-795

MAXIMUM RATINGS

Supply Voltage Am1501M, Am1501L Am1501C	±22V ±18V
Internal Power Dissipation (Note 1)	500mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range Am1501M Am1501L Am1501C	-55°C to +125°C -25°C to + 85°C 0°C to + 85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (Note 3) (EACH AMPLIFIER)

EACH AMPLIFIER)		A	Am1501C			Am1501M Am1501L		
Parameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	R _S < 50kΩ		2.0	7.5		0.7	2.0	mV
Input Offset Current			3.0	50		1.5	10	nΑ
Input Bias Current			70	250		30	75	nA
Input Resistance		0.5	2.0		1.5	4.0		MΩ
Supply Current (Total Both Amplifiers)	V _S = ±20V V _S = ±15V		3.6	6.0		3.6	6.0	mA
Large Signal Voltage Gain	$V_S = \pm 15V, V_{OUT} = \pm 10V,$ $R_L > 2.0k\Omega$	25	160		50	160		V/mV
Slew Rate	Vs = ±20V, Av = +1.0	0.2	0.5		0.2	0.5		V/μs
The Following Specifications Apply Over The Open	rating Temperature Ranges				•			
Input Offset Voltage	R _S < 50kΩ			10			3.0	m∨
Input Offset Current				70			20	nA
Average Temperature Coefficient of Input Offset Voltage	$T_{A(min.)} \leq T_{A} \leq T_{A(max.)}$		6.0	30		3.0	15	μV/°C
Average Temperature Coefficient of Input Offset Current	25°C < T _A < T _A (max.) T _A (min.) < T _A < 25°C		0.01	0,3		0.01	0.1 -	nA/°C
Input Bias Current				300			100	nA
Large Signal Voltage Gain	V _S = ±15V, V _{OUT} = ±10V, R _L > 2.0kΩ	25	-		25			V/mV
Input Voltage Range	Vs = ±20V Vs = ±15V	+15,-12			±15			v
Common Mode Rejection Ratio	R _S < 50kΩ	70	90		80	96		d₿
Supply Voltage Rejection Ratio	R _S < 50kΩ	70	96		80	96		dB
Output Voltage Swing	V _S = ±15V, R _L = 10kΩ	±12	±14		±12	±14		v
	R _L = 2.0kΩ	±10	±13		±10	±13		
Supply Current (Total Both Amplifiers)	TA = +125°C, VS = ±20V			1	l	2.4	5.0	mA

Notes: 1. The maximum junction temperature of the Am1501M is 150°C, while that of the Am1501L and Am1501C is 100°C. For operating temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

^{3.} These specifications apply for ±5V < V_S < ±20V and ~55°C < T_A < +125°C, unless otherwise specified. With the Am1501L, however, all temperature specifications are limited to ~25°C < T_A < +85°C. For the Am1501C these specifications apply for 0°C < T_A < +70°C, ±5V and < V_S < ±15V. Supply current and input voltage range are specified as V_S ≈ ±15V for the Am1501C. C₁ = 30pF unless otherwise specified.

FREQUENCY COMPENSATION CIRCUITS

Two Pole Compensation

Single Polo Compensation

Feedforward Compensation




Figure 1

Figure 2

Figure 3

LIC-798

LIC-797

LIC-798

Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should be bypassed with low inductance capacitors.

Compensating for Stray Input Capacitance/Large Feedback Resistance




Figure 4

Isolating Large Capacitive Loads




Figure 5


LIC-799

FIC-800

The values given for the frequency compensation capacitor guarantee stability only for source resistances less than $10k\Omega$, stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.


(;


PERFORMANCE CURVES (Note 3)




GUARANTEED PERFORMANCE CURVES (Note 3)


(Curves apply over the Operating Temperature Ranges)











PERFORMANCE CURVES (Note 3)

















Am1558/1458

Dual Frequency Compensated Operational Amplifiers

Description


The Am1558 and Am1458 Dual Frequency Compensated Operational Amplifiers are functionally, electrically, and pin-for-pin equivalent to the Motorola MC1558 and MC1438. Both are available in the hermetic metal can package.

Distinctive Characteristics

- 100% reliability assurance testing including hightemperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883
- Electrically tested and optically inspected dice for the assemblers of hybrid circuits


FUNCTIONAL DESCRIPTION

The Am1558 is a dual 741 internally compensated operational amplifier. The Am1558 and Am1458 are differential input, class AB output amplifiers intended for general purpose applications. They are protected against faults at input and output, and require no external components for frequency compensation.





APPLICATIONS

QUADRATURE OSCILLATOR



NOTCH FILTER USING THE 1558 AS A GYRATOR





LIC-804

LIC-805


LIC-806

ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am1458	Metal Can	0°C to +70°C	AM1458H
	Dice	0°C to +70°C	LD1458
Am1558	Metal Can	-55°C to +125°C	AM1558H
	Dice	-55°C to +125°C	LD1558

See Am747 for dice layout

CONNECTION DIAGRAM Top View




Note: Pin 4 Connected to Case.

Am1558/1458

MAXIMUM RATINGS

Supply Voltage	
Am1558	±22V
Am1458	±18V
Internal Power Dissipation (Note 1)	
Metal Can	800mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration (Note 3)	Indefinite
Operating Temperature Range	
Am1558	-55°C to +125°C
Am1458	0°C to + 70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C



ELECTRICAL CHARACTERISTICS—Each Amplifier (V_S = ±15V, T_A = 25°C unless otherwise specified)

			Am1458	3		Am1558	3	
arameter (see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	R _S < 10kΩ		2.0	6.0		1.0	5.0	mV
Input Offset Current			20	200		20	200	nA
Input Bias Current			80	500		80	500	nΑ
Input Resistance		0.3	2.0		0.3	2.0		MΩ
Input Capacitance			1.4			1.4		pF
Offset Voltage Adjustment Range			±15			±15		mV
Input Voltage Range		±12	±13		±12	±13		V
Large-Signal Voltage Gain	R _L > 2.0kΩ, V _{OUT} = ±10V	20	100		50	200		V/mV
Output Resistance			75			75		Ω
Output Short-Circuit Current			25			25		mA
Supply Voltage Rejection Ratio	R _S < 10kΩ		30	150		30	150	μV/V
Common Mode Rejection Ratio	R _S < 10kΩ	70	90		70	90		dB
Supply Current (Both Amplifiers)			3.4	5.6		3.4	5.6	mA
Power Consumption (Both Amplifiers)			100	170		100	170	mW
Transient Response (Unity Gain) Risetime Overshoot	V _{IN} = 20mV, R _L = 2.0kΩ, C _L < 100pF		0.3 5.0			0.3 5.0		μs %
Slew Rate	R _L > 2.0kΩ	0.3	0.5		0.3	0.5		V/µs
Channel Separation	$R_S = 50\Omega$, $R_L > 10k\Omega$		120			120		d₿
The Following Specifications Apply	Over The Operating Temperature Ran	ges	·	<u> </u>				
Input Offset Voltage	R _S < 10kΩ	Ι		7.5		T	6.0	mV
Input Offset Current	TA MAX. TA MIN.		9.0 35	300 300		7.0 85	200 500	пA
Input Bias Current	TA MAX. TA MIN.		0.04 0.13	8.0 8.0		0.03	0.5 1.5	μΑ
Input Voltage Range		±12	±13		±12	±13		V
Common Mode Rejection Ratio	R _S < 10kΩ	70	90		70	90		d₿
Supply Voltage Rejection Ratio	R _S < 10kΩ		30	150		30	150	μV/V
Large-Signal Voltage Gain	R _L > 2.0kΩ, V _{OUT} = ±10V	15			25			V/mV
Output Voltage Swing	R _L > 10kΩ R _L > 2.0kΩ	±12 ±10	±14 ±13		±12 ±10	±14 ±13		.A
Supply Current (Both Amplifiers)	TA MAX. TA MIN.		1.6 1.8	3.3 3.3		3.0 4.0	5.0 6.6	mA
Power Consumption (Both Amplifiers)	TA MAX.		100 110	170 200		90 120	150 200	mW

Notes: 1. Derate Metal Can package at 6.8mW/°C for operation at ambient temperatures above 30°C.


2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

3. Short circuit may be ground or either supply. Rating applies to +125°C case temperature or +60°C ambient temperature for each side.

LIC-809


SOURCE RESISTANCE – Ω

PERFORMANCE CURVES (Each Amplifier) Input Offset Current As A Function Of Ambient Temperature input Offset Current As A Function Of Power Consumption As A Function Of Ambient Temperature **Supply Voltage** T_A = 25°C Vs = ±15V ۲ 140 120 30 Am1558 NPUT OFFSET CURRENT NPUT OFFSET CURRENT 100 POWER CONSUMPTION 120 80 4m 1458 20 Am1558 100 An. 80 40 10 m1459 20 0 10 15 -80 -60 100 SUPPLY VOLTAGE - ±V TEMPERATURE - °C TEMPERATURE - °C Output Voltage Swing As A Function Of Load Resistance **Oulput Short-Circuit Current** Power Consumption As A Function Of Supply Voltage As A Function Of Ambient Temperature 35 100 Vs = ±15V AE I TA = 25°C 26 PEAK_TO-PEAK OUTPUT SWING ŧ Am1558 24 30 SHORT CIRCUIT CURRENT 22 POWER CONSUMPTION 4m 1459 20 25 60 18 16 20 10 0 L 0.1 0.2 0.5 1.0 2.0 5.0 20 60 100 140 10 SUPPLY VOLTAGE - ±V LOAD RESISTANCE - kΩ TEMPERATURE - °C Input Noise Current As A Function Of Frequency Input Noise Voltage As A Function Of Frequency **Broadband Noise For** INPUT - µVrms Various Bandwidths - A²/H₂ 10~31 = ±15V = ±15V ≃ 25°C = 25°C MEAN SQUARE NOISE CURRENT 10-22 ٥ VOLTAG 10-23 TOTAL NOISE REFERRED 10-1 g 10-25 ¥10-1 10-2 10 100 100k 10 101 100 100k



FREQUENCY - Hz

FREQUENCY - Hz



LH2101A/LH2201A/LH2301A

Dual Operational Amplifiers

Distinctive Characteristics

- Low offset voltage
- Low offset current
- Guaranteed drift characteristics

- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of 10V/µs as a summing amplifier

FUNCTIONAL DESCRIPTION


The LH2101A series are differential input, class AB output operational amplifiers. The inputs and outputs are protected against overload and the amplifiers may be frequency compensated with an external 30pF capacitor. The combination of low-input currents, low-offset voltage, low noise, and versatility of compensation classify the LH2101A series amplifiers for low level and general purpose applications.

DESCRIPTION

The LH2101A series of dual operational amplifiers are two LM101A type op amps in a single hermetic package. They are functionally electrically and pin for pin equivalent to the National LH2101A series. Featuring all the same performance characteristics of the single, these duals offer in addition closer thermal tracking, lower weight, reduced insertion cost, and smaller size than two singles.

The LH2101A is specified for operation over the ~55°C to +125°C military temperature range. The LH2201A is specified for operation over the -25°C to +85°C temperature range. The LH2301A is specified for operation over the 0°C to +70°C temperature range.


FUNCTIONAL DIAGRAM



LIC-811

CONNECTION DIAGRAMS Top Views


Dual-In-Line



ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
LH2301A	DIP	0°C to +70°C	LH2301AD
	Flat Pak	0°C to +70°C	LH2301AF
LH2201A	DIP	-25°C to +85°C	LH2201AD
	Flat Pak	-25°C to +85°C	LH2201AF
LH2101A	DIP	-55°C to +125°C	LH2101AD
	Flat Pak	-55°C to +125°C	LH2101AF

Flat Package



Note: Pin 1 is marked for orientation.

LH2101A/LH2201A/LH2301A

MAXIMUM RATINGS

Supply Voltage LH2101A, LH2201A LH2301A	±22V ±18V
Internal Power Dissipation (Note 1)	500mW
Differential Input Voltage	±30V
Input Voltage (Note 2)	±15V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range LH2101A LH2201A LH2301A	-56°C to +125°C -25°C to +85°C 0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified) (Note 3) (Each Amplifier)

Parameter		LH2301A LH2201A						
see definitions)	Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Input Offset Voltage	R _S < 50kΩ		2.0	7.5		0.7	2.0	m∨
Input Offset Current			3.0	50		1.5	10	nΑ
Input Bias Current			70	250		30	75	nΑ
Input Resistance		0.5	2.0		1.5	4.0		MΩ
Supply Current (Total Both Amplifiers)	V _S = ±20V V _S = ±15V		3.6	6.0	-	3.6	6.0	mA
Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L > 2k\Omega$	25	160		50	160		V/mV
Slew Rate	V _S = ±20V, A _V = +1	0.2	0.5		0.2	0.5		V/μs
The Following Specifications Apply Over The Oper	ating Temperature Ranges							
Input Offset Voltage	R _S ≤ 50kΩ			10			3.0	mV
Input Offset Current				70			20	nΑ
Average Temperature Coefficient of Input Offset Voltage	TA(MIN) < TA < TA(MAX)		6.0	30		3.0	15	μV/°C
Average Temperature Coefficient of Input Offset Current	25°C < TA < TA(MAX) TA(MIN) < TA < 25°C		0.01	0.3		0.01	0.1	nACC
Input Bias Current				300			100	nA
Large Signal Voltage Gain	V _S = ±15V, V _{OUT} = ±10V, R _L > 2kΩ	25			25			V/mV
Input Voltage Range	V _S = ±20V V _S = ±15V	+15,~12			±15			Volts
Common Mode Rejection Ratio	R _S ≤ 50kΩ	70	90		80	96		d₿
Supply Voltage Rejection Ratio	R _S < 50kΩ	70	96		80	96		ď₿
Output Voltage Swing	$V_S = \pm 15V$, $R_L = 10k\Omega$ $R_L = 2k\Omega$	±12	±14		±12	±14 ±13		Volts
Supply Current (Total Both Amplifiers)	TA = +125°C, VS = ±20V					2.4	5.0	mA

I H2101 A

Notes: 1. The maximum junction temperature of the LH2101A is 150°C, while that of the LH2201A and LH2301A is 100°C. For operating temperatures, devices in the flat package, the derating is based on a thermal resistance of 185°C/W when mounted on a 1/16-inch-thick epoxy glass board with 0.03-inch-wide, 2-ounce copper conductors. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

2. For supply voltages loss than ±15V, the absolute maximum input voltage is equal to the supply voltage.

3. These specifications apply for ±5V < V_S < ±20V and -55°C < T_A < 125°C, unless otherwise specified. With the LH2201A, however, all temperature specifications are limited to -25°C < T_A < 85°C. For the LH2301A these specifications apply for 0°C < T_A < 70°C, ±5V and < V_S < ±15V. Supply current and input voltage range are specified as V_S = ±5V for the LH2301A, C₁ = 30pF unless otherwise specified.


6


FREQUENCY COMPENSATION CIRCUITS

Single Pole Compensation

Two Pole Compensation

Feedforward Compensation








Figure 1

Figure 2

Figure 3


LIC-613


Power supplies should be bypassed to ground at one point, minimum, on each card. More bypass points should be considered for five or more amplifiers on a single card. For applications using feed-forward compensation, the power supply leads of each amplifier should

Compensating for Stray Input Capacitance/Large Feedback Resistance

be bypassed with low inductance capacitors.

Isolating Large Capacitive Loads





LIC-816

Figure 4


Figure 5

LIC-817

LIC-815


The values given for the frequency compensation capacitor guarantee stability only for source resistances less than 10kΩ, stray capacitances on the summing junction less than 5pF and capacitive loads smaller than 100pF. If any of these conditions is not met, it is necessary to use a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors, or an RC network can be added to isolate capacitive loads.


Metallization and Pad Layout





49 X 56 Mils


PERFORMANCE CURVES (Note 3)



































6

GUARANTEED PERFORMANCE CURVES (Note 3)


(Curves apply over the Operating Temperature Ranges)











PERFORMANCE CURVES (Note 3)




















DISTRIBUTOR LOCATIONS

Special	Functions	- Section	VII
SUCCIAL	i ulivuviis	— OCULUII	A 11

Am592	Differential Video Amplifier	7-1
Am733/733C	Differential Video Amplifier	7-4

Differential Video Amplifier


PRELIMINARY DATA

Distinctive Characteristics

- The Am592 and Am592C differential video amplifiers are functionally, electrically and pin-for-pin equivalent to the Signetics SE592 and NE592.
- Bandwidths: 40 to 120 MHz
- Rise times: 2.5 to 10 ns
- Propagation delay: 3.6 to 10 ns
- 100% reliability assurance testing in compliance with
 Available in metal can, hermetic dual-in-line or plastic MIL-STD-883A
- · Electrically tested and optically inspected dice for hybrid manufacturers
- 120 MHz bandwidth
- Adjustable gains from 0 to 400
- Adjustable pass band
- No frequency compensation required
 - dual-in-line packages

FUNCTIONAL DESCRIPTION

The Am592/Am592C is a monolithic, two stage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high pass, low pass, or band pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display and video recorder systems.




Note: On Metal Can, pin 5 is conneted to case.

LIC-820

ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am592C	TO-100	0°C to +70°C	AM592HC
	DIP	0°C to +70°C	AM592DC
	Molded DIP	0°C to +70°C	AM592PC
	Dice	0°C to +70°C	LD592C
Am592	TO-100	-55°C to +125°C	AM592HM
	DIP	-55°C to +125°C	AM592DM
	Dice	-55°C to +125°C	LD592

Metallization and Pad Layout



Am592

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±8V
Differential Input Voltage	±5V
Common Mode Input Voltage	±6V
Output Current	10mA
Operating Temperature Range Am592 Am592C	–55°C to +125°C 0°C to + 70°C
Storage Temperature Range	−65°C to +150°C

ELECTRICAL CHARACTERISTICS Standard Conditions ($T_A = +25^{\circ}C$, $V_S = \pm 6V$, $V_{CM} = 0$ unless otherwise specified)

				Am592C				Am592	•		
arameter			Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	
	Gain 1	Note 1	B 010 11 011	250	400	600	300	400	500		
Differential Voltage Gain	Gain 2	Note 2	R _L = 2kΩ, V _{OUT} = 3V p-p	80	100	120	90	100	110		
04-14-6	Gain 1	Note 1			40			40		MHz	
Bandwidth	Gain 2	Note 2			90			90		IVITZ	
Disa Time	Gain 1	Note 1	V1V		11			11			
Rise Time	Gain 2	Note 2	V _{OUT} = 1V p-p		6.0	12		6.0	10	ns	
0	Gain 1	Note 1	V - 4V		7.5			7.5			
Propagation Delay	Gain 2	Note 2	- V _{OUT} = 1V p-p		6.0	10		6.0	10	ns	
Janua Basistana	Gain 1	Note 1			4.0			4.0		kΩ	
Input Resistançe	Gain 2	Note 2	1	10	30		20	30] "	
Input Capacitance	Gain 2	Note 2			2.0			2.0		ρF	
Input Offset Current					0.4	5.0		0.4	3.0	μA	
Input Bias Current					9.0	30		9.0	20	μА	
Input Noise Voltage		BW 1kH	z to 10kHz		12			12		μV rms	
Input Voltage Range						:1.0			±1.0	Volts	
Common Mode Rejection Ratio	Gain 2	VCM ± 1	/CM ± 1V, F <100kHz		86		60	86		Τ.,	
Common widde Rejection Ratio	Gain 2	VCM ± 1	V, F = 5MHz		60			60		dB	
Supply Voltage Rejection Ratio	Gain 2	ΔVS = ±0.5V		50	80		50	80		dB	
Output Offset Voltage	Gain 3	Note 3	R _L = ∞	1	0.2	0.75		0.2	0.75	Volts	
Output Common Mode Voltage		R∟≂∞		2.4	2.9	3.4	2.4	2.9	3.4	Volts	
Output Voltage Swing		R _L ≈ 2k	Ω, Single Ended	3.0	3.9		3.0	3.9		Volts	
Output Resistance					20			20		Ω	
Power Supply Current		RL=∞			16	24		16	24	mA	

Recommended Operating Supply Voltage ($V_S = \pm 6.0V$)

Notes: 1. Gain select pins G_{1A} and G_{1B} connected together.


2. Gain select pins G_{2A} and G_{2B} connected together.

3. All gain select pins open.


Z

TYPICAL APPLICATIONS

DISC/TAPE PHASE MODULATED READBACK SYSTEMS



DIFFERENTIATION WITH HIGH COMMON MODE NOISE REJECTION




FOR FREQUENCY F1 € 1/2 π (32) C

 $v_0 \ge 1.4 \times 10^4 C \frac{dvi}{dT}$

LIC-822

FILTER NETWORKS




Z NETWORK	FILTER TYPE	V ₀ (s) TRANSFER V ₁ (s) FUNCTION
oo	LOW PASS	1.4 X 10 ⁴ [1 s + R/L]
0	HIGH PASS	$\frac{1.4 \times 10^4}{R} \left[\frac{s}{s + 1/RC} \right]$
۰	BAND PASS	$\frac{1.4 \times 10^4}{L} \left[\frac{s}{s^2 + R/Ls + 1/LC} \right]$
- m-	BAND REJECT	$\frac{1.4 \times 10^4}{R} \left[\frac{s^2 + 1/LC}{s^2 + 1/LC + s/RC} \right]$


Note: In the networks above, the value used is assumed to include $2r_{\rm e}$, or approximately 32 ohms.

LIC-823

TEST CIRCUITS

(TA = 25°C Unless Otherwise Noted)





LIC-824


Distinctive Characteristics

- The Am733 and Am733C differential video amplifiers are functionally, electrically and pin-for-pin equivalent to the Fairchild μA733 and 733C.
- Bandwidths: 40 to 120 MHzRise Times: 2.5 to 10 ns
- Propagation Delay: 3.6 to 10 ns


- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected dice for hybrid manufacturers.
- Available in metal can, hermetic dual-in-line or hermetic flat packages.

FUNCTIONAL DESCRIPTION

The Am733 is a monolithic two-stage differential input, emitter follower differential output video amplifier. Internal seriesshunt feedback is used to obtain fixed gains of 10, 100 or 400, and adjustable gains from 10 to 400 by the use of an external resistor.



TYPICAL APPLICATION HIGH-GAIN WIDEBAND AMPLIFIER




LIC-827

ORDERING INFORMATION

Part Number	Package Type	Temperature Range	Order Number
	TO-99	0°C to +70°C	733HC
Am733C	DIP	0°C to +70°C	733DC
	Dice	0°C to +70°C	733XC
Am733	TO-99	-55°C to +125°C	733HM
	DIP	-55°C to +125°C	733DM
	Flat Pak	-55°C to +125°C	733FM
	Dice	–55°C to +125°C	733XM

CONNECTION DIAGRAMS Top Views

Dual-in-Line Metal Can Out of the control of the



(1) On Metal Can, pin 5 is connected to case.

- (2) On DIP, pin 5 is connected to bottom of package.
- (3) On Flat Package, pin 4 is connected to bottom of package.

MAXIMUM RATINGS

Supply Voltage	±8 V
Differential Input Voltage	±5 V
Common Mode Input Voltage	±6 V
Output Current	10 mA
Internal Power Dissipation (Note 1)	500 mW
Operating Temperature Range Am733C Am733	0°C to +70°C -55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C


ELECTRICAL CHARACTERISTICS ($T_A = 25$ °C, $V_S = \pm 6.0$ V unless otherwise specified)

Parameter (see definitions)	Conditions	Min.	m 733 Typ.	C Max.	Min.	Am733 Typ.	Max.	Units
Differential Voltage Gain			iyp.	WIGA.		ıyp.	MIGA.	Units
Gain 1 (Note 2)		250	400	600	300	400	500	
Gain 2 (Note 3)		80	100	120	90	100	110	
Gain 3 (Note 4)		8.0	10	12	9.0	10	11	
Bandwidth	$R_S = 50 \Omega$				i			
Gain 1 Gain 2	;		40 90			40 90		MHz
Gain 3			120		ļ	120		MHz
Risetime	$R_S = 50 \Omega$, $V_{out} = 1 Vpp$:		<u> </u>
Gain 1	3 7 001		10.5			10.5		ns
Gain 2			4.5	12		4.5	10	ns
Gain 3			2.5		!	2.5		ns
Propagation Delay Gain 1	$R_S = 50 \Omega$, $V_{out} = 1 Vpp$		7.5			7.5		
Gain 2			6.0	10		6.0	10	ns ns
Gain 3	Ì		3,6			3.6	•••	ns
Input Resistance								-
Gain 1	1		4.0			4.0		kΩ
Gain 2	Į į	10	30		20	30		kΩ
Gain 3			250			250		kΩ
Input Capacitance	Gain 2		2.0		ļ	2.0		pF
Input Offset Current			0.4	5.0	ļ	0.4	3.0	μА
Input Blas Current	 		9.0	30	 	9.0	20	μА
Input Noise Voltage	$R_S = 50 \Omega$, BW = 1 kHz to 10 MHz		12			12		μVrms
Input Voltage Range		±1.0			±1.0			V
Common Mode Rejection Ratio Gain 2	V .4 V 4 < 400 bits				60	86		40
Gain 2	$V_{cm} = \pm 1 \text{ V, f} \le 100 \text{ kHz}$ $V_{cm} = \pm 1 \text{ V, f} = 5 \text{ MHz}$	60	86 60		60	60		dB dB
Supply Voltage Rejection Ratio	cm				i			+
Gain 2	$\Delta V_s = \pm 0.5 V$	50	70		50	70		dB
Output Offset Voltage								
Gain 1			0.6	1.5		0.6	1.5	V
Gain 2 and Gain 3			0.35	1.5	!	0.35	1.0	
Output Common Mode Voltage		2.4	2.9	3.4	2.4	2.9	3.4	V
Output Voltage Swing	Single Ended	3.0	4.0		3.0	4.0		Vpp
Output Sink Current		2.5	3.6		2.5	3.6		mA
Output Resistance			20			20		Ω
Power Supply Current			18	24		18	24	mA
The Following Specifications App	ly Over The Operating Temperature Rar	nges						
Differential Voltage Gain					[-			
Gain 1 (Note 2)		250	400	600	200	400	600	
Gain 2 (Note 3) Gain 3 (Note 4)		80	100	120	80	100	120 12	ĺ
Input Resistance		8.0	10	12	8.0	10	12	
Gain 1			4.0			4.0		kΩ
Gain 2		8.0	30		8.0	30		kΩ
Gain 3			250			250		kΩ
Input Offset Current			0.4	6.0		0.4	5.0	μA
Input Bias Current			9.0	40		9.0	40	μΑ
Input Voltage Range		±1.0			±1.0			V


Am733/733C

Parameter		Am733C			Am733			
(see definitions)	Conditions	Min.	Typ.	Max.	Min.	Typ.	Max.	Units
The Following Specifications Appl	ly Over The Operating Temperature	Ranges						
Common Mode Rejection Ratio Gain 2	$V_{cm} = \pm 1 \text{ V, } f \leq 100 \text{ kHz}$	50	86		50	86		dB
Supply Voltage Rejection Ratio Gain 2	$\Delta V_s = \pm 0.5 V$	50	70		50	70		dB
Output Offset Voltage Gain 1 Gain 2 and Gain 3			0,6 0 .35	1.5 1.5		0.6 0.35	1.5 1.2	V
Output Voltage Swing	Single Ended	2.8	4.0		2.5	4.0	-	Vpp
Output Sink Current		2.5	3.6		2.2	3.6		mA
Power Supply Current				27			27	mA


Notes: 1. Derate metal can package at 6.8 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures above 85°C and Dual In-Line package at 9 mW/°C for operation at ambient temperatures at a for operation at ambient temperatures at a for operation at ambient temperatures at a for operation at a for operation at a for operation at a for operation at a for oper





PERFORMANCE CURVES





PERFORMANCE CURVES























Voltage Regulators —	Section VIII
	Voltage Regulator
Am723/723C	Voltage Regulator

8-1 8-5

Am105/205/305/305A

Voltage Regulator


Distinctive Characteristics

- The Am105/205/305/305A are functionally, electrically, and pin-for-pin equivalent to the National LM 105/205/305/305A.
- Output voltage adjustable from 4.5V to 40V.
- Output currents in excess of 10A possible by adding external transistors.
- 100% reliability assurance testing in compliance with MIL STD 883.
- Electrically tested and optically inspected die for assemblers of hybrid products.

FUNCTIONAL DESCRIPTION


LIC-833


The Am105/205/305/305A is a positive voltage regulator which can be used in the series, shunt, linear or switching modes of operation. The circuits feature low stand-by current drain, operation under minimum load conditions and an output current capability of up to 20 mA.



TYPICAL APPLICATIONS








	UNDERI	AG INFORMATION	
Part	Package	Temperature	Order
Number	Type	Range	Number
Am305A	TO-99	0°C to +70°C	LM305AH
Am305	TO-99	0°C to +70°C	LM305H
	Dice	0°C to +70°C	LD305
Am205	TO-99	-25°C to +85°C	LM205H
Am105	TO-99	-55°C to +125°C	LM105H
	Dice	-55°C to +125°C	LD105

ORDERING INFORMATION

CONNECTION DIAGRAM Top View

Metal Can



NOTES: (1) On Metal Can, pin 4 is connected to case.

Am105/205/305/305A

MAXIMUM RATINGS

Input Voltage Range Am105/205/305A	50 V
Am305	40 V
Input-Output Voltage Differential	40 V
Internal Power Dissipation (Note 1)	
Metal Can (Similar to TO-99)	500 mW
<u> </u>	800 mW
Operating Temperature Range	
Am105	-55°C to +125°C
Am205	-25°C to +85°C
Am305/305A	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARAC Parameter	TERISTICS (T _A = 25°C unle		S Otherwise specified) (Note 2) Am305 Am305			Am105 5A Am205					
see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Input Voltage Range		8.5		40	8.5		50	8.5		50	v
Output Voltage Range		4.5		30	4.5		40	4.5		40	٧
Input-Output Voltage Differential		3.0		30	3.0		30	3.0		30	٧
Line Regulation (Note 3)	$\begin{aligned} & V_{in} - V_{out} \le 5 V \\ & V_{in} - V_{out} \ge 5 V \end{aligned}$		0.025 0.015	0.06 0.03	İ	0.025 0.015	0.06 0.03	,	0.025 0.015	0.06 0.03	%/V %/V
Load Regulation (Note 3)	$0 \le I_O \le 12 \text{ mA}$ $R_{SC} = 18 \Omega$, $T_A = 25^{\circ}\text{C}$ $R_{SC} = 15 \Omega$, $T_A = T_A(\text{max})$ $R_{SC} = 10 \Omega$, $T_A = T_A(\text{max})$		0.02 0.03	0.05 0.1				İ	0.02	0.05	% % %
	$\begin{aligned} & \mathbf{R}_{\text{SC}} = 18 \ \Omega, \ T_{\text{A}} = T_{\text{A}}(\text{min}) \\ & 0 \leq \mathbf{I}_{\text{O}} \leq 45 \ \text{mA} \\ & \mathbf{R}_{\text{SC}} = 0 \ \Omega, \ T_{\text{A}} = 25 \ \text{°C} \\ & \mathbf{R}_{\text{SC}} = 0 \ \Omega, \ T_{\text{A}} = T_{\text{A}} \ (\text{max}) \\ & \mathbf{R}_{\text{SC}} = 0 \ \Omega, \ T_{\text{A}} = T_{\text{A}} \ (\text{min}) \end{aligned}$	i	0.03	0.1		0.02 0.03 0.03	0.2 0.4 0.4	_	0.03	0.1	% % % %
Feedback Sense Voltage		1.63	1.70	1.81	1.55	1.70	1.85	1.63	1.70	1.81	V
Ripple Rejection	$C_{REF} = 10 \mu f$, $f = 120 Hz$	1	0.003	0.01		0.003			0.003	0.01	%/V
Output Noise Voltage	10 Hz \leq f \leq 10 kHz $C_{REF} = 0$ $C_{REF} > 0.1 \mu f$		0.005 0.002			0.005 0.002			0.005 0.002		% %
Standby Current Drain	V _{in} = 40 V V _{in} = 50 V	1	0.8	2.0		0.8	2.0		0.8	2.0	mA
Long Term Stability			0.1	1.0		0.1	1.0		0.1	1.0	%
Temperature Stability			0.3	1.0		0.3	1.0		0.3	1.0	%
Current Limit Sense Voltage (Note 4)	$R_{SC} = 10 \Omega$, $T_A = 25$ °C $V_{out} = 0 V$	225	300	375	225	300	375	225	300	375	mV

Notes: 1. Derate Metal Can package at 6.8mW/°C for operation at ambient temperatures above 25°C.

These specifications apply over the operating temperature range, for input and output voltages within the ranges given, and for a divider impedance seen by the feedback terminal of 2kΩ, unless otherwise specified. The load and line regulation specifications are for constant junction temperature.
 Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.


^{3.} The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor will be roughly equal to the composite current gain of the added transistors.


^{4.} With no external pass transistor,


^{5.} Connect booster output to unregulated input when no external pass transistor is used,


3

PERFORMANCE CURVES













-50 -25 0 25 50 75 100 125 150


JUNCTION TEMPERATURE-*C






















ADDITIONAL APPLICATIONS

Linear Regulator with Foldback Current Limiting



LIC-837

Metallization and Pad Layout



LIC-839

Am723/723C

Voltage Regulator


Description: The Am723 and Am723C monolithic voltage regulators are functionally and electrically equivalent to the Fairchild μ A723 and μ A723C. Both are available in the hermetic dual-in-line and metal can packages and are pin for pin replacements for the Fairchild μ A723 and μ A723C.

Distinctive Characteristics: 100% reliability assurance testing including high-temperature bake, temperature cycling, centrifuge and fine leak hermeticity testing in compliance with MIL-STD-883.


Electrically tested and optically inspected dice for the assemblers of hybrid products.

FUNCTIONAL DESCRIPTION

The Am723 is intended for use with positive or negative supplies as a series, shunt, switching or floating regulator. It is applicable to remote shutdown and current limiting operations and will accept either PNP or NPN external pass elements to increase output current capability.




$\begin{array}{c} \textbf{APPLICATIONS} \\ \textbf{REMOTE SHUTDOWN REGULATOR WITH CURRENT LIMITING (V}_{out} = 2 \text{ to 7 Volts)} \end{array}$



ORDERING INFORMATION

Part	Package	Temperature	Order
Number	Type	Range	Number
Am723C	DIP	0°C to +70°C	723DC
	Metal Can	0°C to +70°C	723HC
	Molded DIP	0°C to +70°C	723PC
	Dice	0°C to +70°C	723XC
Am723	DIP	-55°C to +125°C	723DM
	Metal Can	-55°C to +125°C	723HM
	Dice	-55°C to +125°C	723XM

CONNECTION DIAGRAMS Top Views



NOTES: (1) On Metal Can, pin 5 is connected to case. (2) On DIP, pin 7 is connected to case.

Am723/723C

MAXIMUM RATINGS

MAXIMOM RATINGS	
Pulse Voltage from V' to V- (50 msec)	50 V
Continuous Voltage from V+ to V-	40 V
Input-Output Voltage Differential	40 V
Maximum Output Current	150 mA
Current from V _z	25 mA
Current from V _{REF}	15 mA
Internal Power Dissipation (Note 1)	
Metal Can	850 mW
DIP	900 mW
Operating Temperature Range	
Am723C	0°C to +70°C
Am723	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 60 sec.)	300°C

ELECTRICAL CHARACTERISTICS (T _A = 25°C unless otherwise specified) (No	te 2)
---	-------

Parameter		A	m723	C		Am723	3	
(see definitions)	Conditions	Min	Тур	Max	Min	Тур	Max	Units
Line Regulation (Note 3)	$V_{IN} = 12 \text{ V to } V_{IN} = 15 \text{ V}$ $V_{IN} = 12 \text{ V to } V_{IN} = 40 \text{ V}$		0.01 0.1	0.1 0.5		0.01 0.02	0.1 0.2	% Vout % Vout
Load Regulation (Note 3)	$I_L = 1 \text{ mA to } I_L = 50 \text{ mA}$		0.03	0.2		0.03	0.15	% Vour
Ripple Rejection	$f = 50$ Hz to 10 kHz, $C_{REF} = 0$ $f = 50$ Hz to 10 kHz, $C_{REF} = 5 \mu F$	İ	74 86			74 86		dB dB
Short Circuit Current Limit	$R_{SC} = 10 \Omega, V_{OUT} = 0$		65			65		mA
Reference Voltage		6.80	7.15	7.50	6.95	7.15	7.35	V
Output Noise Voltage	BW = 100 Hz to 10 kHz, $C_{REF} = 0$ BW = 100 Hz to 10 kHz, $C_{REF} = 5 \mu F$		20 2.5			20 2.5		μV _{rms} μV _{rms}
Long Term Stability	<u> </u>	i	0.1		T	0.1		%/1000 hrs
Standby Current Drain	$I_L = 0$, $V_{IN} = 30 \text{ V}$		2.3	4.0		2.3	3.5	mA
Input Voltage Range		9.5		40	9.5		40	٧
Output Voltage Range		2.0		37	2.0		37	V
Input-Output Voltage Differential		3.0	_	38	3.0		38	V
The Following Specifications App	oly Over The Operating Temperature Ran	ges						
Line Regulation	$V_{IN} = 12 \text{ V to } V_{IN} = 15 \text{ V}$	i i		0.3			0.3	% V _{OUT}
Load Regulation	$I_L = 1 \text{ mA to } I_L = 50 \text{ mA}$			0.6	Ī .		0,6	% V _{OUT}
Average Temperature Coefficient of Output Voltage		- ;	0.003	0.015		0.002	0.015	%/°C

Notes: 1. Derate Metal Can package at 6.8 mW/°C for operation at ambient temperatures above 25°C and Dual-In-Line package at 9 mW/°C for operation

at ambient temperatures above 50°C.

2. Unless otherwise specified, TA = 25°C, VIN = V+ = VC = 12 V, V- = 0 V, Vout = 5 V, IL = 1 mA, RSC = 0, CI = 100 pF, CREF = 0 and divider impedance as seen by error amplifier <10 kΩ when connected as shown in Fig. 3.

3. The load & line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately

when the unit is operating under conditions of high dissipation.

LIC-841

PERFORMANCE CURVES Maximum Load Current Standby Current Drain As A Function Of Input Voltage As A Function Of Input-Output Voltage Differential Load Regulation Characteristics With Current Limiting +0.1 T_{J MAX} = 150°C V_{OUT} = 5V, V_{IN} = +12V R_{SC} = 10Ω VOUT VREF R_{TH} =150°C/W ١, Ę 160 P_{STANDBY} = 60 mW METAL CAN PACKAGE (NO HEAT SINK) REGULATION - % V_{DUT} TA - 0°C STANDBY CURRENT -55°C 3.0 120 TA = 25°C TA - 70°C TA = +25°C -0.2 TA - +70°C - +125°C TA - +125°C TA # +125°C -0.3 -0.4 30 10 30 20 0 20 40 60 RO 100 INPUT VOLTAGE - V (VIN - VOUT) - V **OUTPUT CURRENT - mA** Current Limiting Characteristics As A Function of Junction **Maximum Load Current** As A Function Of Input-Output Voltage Differential Load Regulation Characteristics Without Current Limiting Temperature +0.05 T_{J MAX} = 150°C R_{TH} = 111°C/W V_{OUT} = +5V V_{IN} = +12V $\dot{\Lambda}^{\rm IM}$ CURRENT LIMIT SENSE VOLTAGE - 0 PSTANDBY # 60 160 Ę 1 - % V_{OUT} DIP PACKAGE (NO HEAT SINK) LIMITING CURRENT 0.6 Ę 120 REGULATION - +25°C 0.5 -0.1 80 - +25°C - +70°C = +125°C - 0°C - +125°C 0.3 -50 0 +50 +100 +150 10 20 30 4 60 (VIN -VOUT) - V OUTPUT CURRENT - mA JUNCTION TEMPERATURE - *C Line Regulation As A Function Of Input-Output Voltage Differential **Load Regulation** Characteristics **Load Transient Response** With Current Limiting +0.3 V_{OUT} = +5 v V_{IN} = +12V - 1ΩΩ - +5V OAD CURREN OUTPUT VOLTAGE DEVIATION - mV Vout 10 R_{SC} * 0 T_A = +25°C - oʻc +0.2 REGULATION - % V_{OUT} T_A = +2. ΔV_{IN} = +3V - ImA REGULATION - % V_{OUT} COAD DEVIATION - mA -56°C OUTPUT VOLTAG V_{OUT} - +5V .Iլ = 40 mA T_A = 25°C • +125°C R_{SC} = 0 -0.2 -0.2 15 15 25 25 35 45 -5 10 20 30 TIME - us (V_{IN} - V_{OUT}) - V OUTPUT CURRENT - mA Load Regulation As A Function Of Input-Output Voltage Differential **Current Limiting** Line Transient Response Characteristics +0.2 **VOLTAGE DEVIATION - VOLTS** INPUT VOLTAGE V_{IN} = +12V OUTPUT VOLTAGE BEVIATION - mV V_{OUT} = +5V R_{SC} = 0 T_A = 25°C 2.0 +0 REGULATION - % V_{OUT} RELATIVE OUTPUT VOLTAGE TA = -125°C 0.8 IL * ImA to IL ■ 50 m/s ٥ DUTPUT VOLTAGE - 0°C _____ -0.1 V_{OUT} = + 5V - I mA -0.2 VIN = +12V TA - 25°C 0.2 TUANI V_{OUT} = +5V R_{SC} = 0 = 10Ω 25 35 15 25 40 TIME - us IVIN . VOUT) - V OUTPUT CURRENT - mA

APPLICATIONS HIGH VOLTAGE REGULATOR LOW VOLTAGE REGULATOR $(V_{out} = 7 \text{ to } 37 \text{ Volts})$ $(V_{out} = 2 to 7 Volts)$ AEGULATED OUTPUT Vout - IV REF x #1 Figure 1 Figure 3 LIC-842 LIC-844 NEGATIVE VOLTAGE REGULATOR FOLDBACK CURRENT LIMITING REGULATOR






Figure 2 LIC-843




LIC-845

Metallization and Pad Layout



45 x 53 Mils




Section IX

Package Outlines	9-1
Glossary	9-5
AMD Field Sales Offices, Sales Representatives, Distributor Locations	

PACKAGE OUTLINES


METAL CAN PACKAGES




Parameters	Н	-8-1	H-	10-1	G-12-1		
raiailleteis	Min.	Max.	Min.	Max.	Min,	Max.	
Α	.165	.185	.165	.185	155	.180	
е	.185	.215	.215	.245	.390	.410	
e ₁	.090	.110	.105	.125	.090	.110	
F	.013	.033	.013	.033	.020	.030	
k	.027	.034	.027	.034	.024	.034	
kį	.027	.045	.027	.045	.024	.038	
L	.500	.570	.500	.610	.500	.600	
L ₁		.050		.050			
L ₂	.250		.250				
α	45°	BSC	36°	BSC	45°		
φb	.016	.019	.016	.019			
φbη	.016	.021	.016	.021	.016	.021	
φD	.350	.370	.350	.370	.590	.610	
φD ₁	.305	.335	.305	.335	.540	.560	
φD ₂	.120	.160	.120	.160	.390	.410	
Q	.015	.045	.015	.045			

Notes: 1. Standard lead finish is bright acid tin plate or gold plate. 2. ϕb applies between L_1 and L_2 . ϕb_1 applies between L_1 and 0.500" beyond reference plane.


P-8-1 8-LEAD MOLDED DUAL-IN-LINE




P-16-1 16-LEAD MOLDED DUAL-IN-LINE




P-24-1 24-LEAD MOLDED DUAL-IN-LINE




P-14-1 14-LEAD MOLDED DUAL-IN-LINE (TO-116)



P-20-1 20-LEAD MOLDED DUAL-IN-LINE



P-28-1 28-LEAD MOLDED DUAL-IN-LINE




DIMENSIONS (inches)


	P-8-1		P-14-1		P-16-1		P-20-1		P-24-1		P-28-1	
Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
A	.150	.200	.150	.200	.150	.200	.150	.200	.170	.215	.150	.200
b	.015	.022	.015	.020	.015	.020	.015	.020	.015	.020	.015	.020
b ₁	.055	.065	.055	.065	.055	.065	.055	.065	.055	.065	.055	.065
c	.009	.011	.009	.011	.009	.011	.009	.011	.009	.011	.009	.011
D	.375	.395	.745	.775	.745	.775	1.010	1.050	1.240	1.270	1.450	1.480
E	.240	.260	.240	.260	.240	.260	.250	.290	.515	.540	.530	.550
E ₂	.310	.385	.310	.385	.310	.385	.310	.385	.585	.700	.585	.700
е	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110
L	.125	.150	.125	.150	.125	.150	.125	.150	.125	.160	.125	.160
Q	.015	.060	.015	.060	.015	.060	.015	.060	.015	.060	.015	.060
S ₁	.010	.030	.040	.065	.010	.040	.025	.055	.035	.065	.040	.07


D-8-1 8-LEAD HERMETIC DUAL-IN-LINE

D-14-1 14-LEAD HERMETIC DUAL-IN-LI**N**E

†D-14-3 14-LEAD METAL HERMETIC DUAL-IN-LINE









D-16-1 16-LEAD HERMETIC DUAL-IN-LINE

SEATURE STATUT


D-20-1 20-LEAD HERMETIC DUAL-IN-LINE



D-24-1 24-LEAD HERMETIC DUAL-IN-LINE



D-28-1 28-LEAD HERMETIC DUAL-IN-LINE




DIMENSIONS (inches)

Parameters	D-8-1		D-14-1		D-14-3 (Note 2)		D-16-1		D-20-1		D-24-1		D-28-1	
7	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
A	.130	.200	.130	.200	.100	.200	.130	.200	.140	.220	.150	.225	.150	.225
b	.016	.020	.016	.020	.015	.023	.016	.020	.016	.020	.016	.020	.016	.020
b ₁	.050	.070	.050	.070	.030	.070	.050	.070	.050	.070	.045	.065	.045	.065
С	.009	.011	.009	.011	.008	.011	.009	.011	.009	.011	.009	.011	.009	.012
D	.370	.400	.745	.785	.660	.785	.745	785	.935	.970	1.230	1.265	1.440	1.490
E	.240	.285	.240	.285	.230	.265	.240	.310	.245	.285	.510	.545	.510	.545
E ₁	.300	.320	.290	.320	.290	.310	.290	.320	.290	.320	.600	.620	.600	.620
е	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110
L	.125	.150	.125	.150	.100	.150	.125	.150	.125	.150	.120	.150	.125	.150
Q	.015	.060	.015	.060	.020	.080	.015	.060	.015	.060	.015	.060	.015	.060
S ₁	.004		.010		.020	· · · · ·	.005		.005		.010		.010	
a	3°	13°	3°	13°	3°	13°	3°	13°	3°	13°	3°	13°	3°	13°

PACKAGE OUTLINES (Cont.)

F-10-1 10-LEAD CERPAK


10-LEAD FLAT PACKAGE




F-16-1 16-LEAD CERPAK



F-20-1





DIMENSIONS (inches)

8	F-10-1		F-10-2		F-14-1		F-16-1		F-20-1		F-24-1		F-28-1	
Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.
A	.045	.080	.045	.080	.045	.080	.045	.085	.045	.085	.050	.090	.045	.080
b	.015	.019	.012	.019	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
c	.004	.006	.003	.006	.004	.006	.004	.006	.004	.006	.004	.006	.003	.006
D	.230	.255	.235	.275	.230	.255	.370	.425	.490	.520	.580	.620	.360	.410
D ₁		·		.275										.410
E	.240	.260	.240	.260	.240	.260	.245	.285	.245	.285	.360	.385	.360	.410
E ₁	1	.275		.280		.275		.290	1	.290		.410		.410
0	.045	.055	.045	.055	.045	.055	.045	.055	.045	.055	.045	.055	.045	.055
L	.300	.370	.300	.370	.300	.370	.300	.370	.300	.370	.265	.320	.270	.320
L ₁	.920	.980	.920	.980	.920	.980	.920	.980	.920	.980	.920	.980	.955	1.000
Q	.010	.040	.010	.040	.010	.040	.020	.040	.020	.040	.020	.040	.010	.040
S ₁	.005		.005	1	.005		.005		.005]	.005]	0]

GLOSSARY

△IOS/△TA Average Temperature Coefficient of Input Offset Current — The ratio of the change in input offset current, over the operating temperature range, to the operating temperature range. (pA/°C)

 $\Delta V_{OS}/\Delta T_{A}$ Average Temperature Coefficient of Input Offset Voltage – The ratio of the change in input offset voltage, over the operating temperature range, to the operating temperature range. ($\mu V/^{\circ}C$)

BW Bandwidth - The frequency at which the gain of the device is 3 dB below its low frequency value.

CS Channel Separation — The log of the ratio of the input of an undriven amplifier to the output of an adjacent driven amplifier. (dB)

VOHC Clamped Output High Voltage — The voltage potential necessary to turn on (forward bias) the clamping diode on the output pin. (V)

VOLC Clamped Output Low Voltage — The voltage potential necessary to turn off (reverse bias) the clamping diode on the output pin. (V)

Clock Input, Amplitude - The peak amplitude of the clock signal.

tPW Clock Input, Width — The time duration of the clock pulse.

Common Mode Gain — The ratio of the output voltage change to the input common mode voltage producing that change.

Common Mode Input Overload Recovery Time — The time delay between removal of an input common mode voltage outside the input common mode range, and resumption of normal device operation. (ns)

Common Mode Input Resistance — The value of resistance with respect to a common mode signal, seen when looking into both inputs. (Ω)

Common Mode Input Voltage Swing — The peak value of the common mode input voltage at which the device will operate in a linear fashion. (V)

Common Mode Output Voltage — The output voltage resulting from the application of a voltage common to both inputs and the average of the two output voltages of a differential output amplifier. (V)

CMRR Common Mode Rejection Ratio — The ratio of the change in input offset voltage to the total change in common mode voltage producing it. (dB)

VCM Common Mode Voltage — The arithmetic mean of the voltage present at the differential inputs with respect to the device ground reference. (V)

td Delay Time - See Propagation Delay. (ns)

VDO

Differential Input Bias Current — The current required in the differential input stage to bias the stage into operation.

Differential Input Capacitance - The effective capacitance between the two inputs, operating open loop.

Differential Input Impedance - The impedance seen looking between the input terminals.

Differential Input Offset Current — The difference in currents required by the transistors in the input stage to bias the input stage to its quiescent operation point.

Differential Input Overload Recovery Time — The time delay between removal of a differential input voltage that exceeds the differential input voltage operating range, and resumption of normal device operation.

Differential Input Resistance — The effective resistance between the two inputs, operating open loop.

Differential Input Threshold Voltage — The voltage difference between the + and — inputs required to guarantee the output logic state.

Differential Input Voltage Range — The range of voltage applied between the input terminals for which operation remains within specifications.

Differential Load Rejection — The ratio of the change in input offset voltage to the change in differential load current.

Differential Output Resistance — The resistance measured between the two output terminals.

Differential Output Voltage Swing — The peak differential output voltage that can be obtained without clipping the output voltage waveform.

Differential Voltage Gain — The ratio of the change in differential output voltage to the change in differential input voltage.

Dropout Voltage — The input-output voltage differential that causes the output voltage to decrease by 5% of its initial value. (V)

GLOSSARY (Cont.)

Enable HIGH - The delay time from a control input change to the three-state output high-impedance to HIGH-^tZH level transition. Enable LOW - The delay time from a control input change to the three-state output high-impedance to LOW-level tZL transition. Equivalent Input Noise Current - The input noise current that would reproduce the noise seen at the output if all İn amplifier noise sources were set to zero and the source impedances were large compared to the optimum source impedance. (pA/\/Hz) Equivalent Input Noise Voltage - The input noise voltage that would reproduce the noise seen at the output if all en amplifier noise sources and the source resistances were set to zero. (nV/VHz) Fall Time — The time required for the signal to fall from 90% to 10% of its output value into a specified load tf network. (ns) Feedback Capacitance - The effective value of the capacitive coupling from output to input. Feedback Sense Voltage - The voltage measured on the feedback terminal of the regulator, with respect to ground, Vsense when the device is operating in regulation. (V) Frequency Response — The frequency at which the output drops to 0.707 of its low frequency value. Gain Bandwidth Product - The frequency at which the small signal ac gain of the device reduces to unity. (MHz) ft н HIGH - Applying to a HIGH voltage level. High Frequency Current Gain — The small signal ac current gain at a specified frequency. hfe HIGH to Disable - The delay time from a control input change to the three-state output HIGH-level to hightHZ impedance transition (measured at 0.5V change). Hold Time - The time interval for which a signal must be retained at one input after an active transition occurs at th another input terminal. Hysteresis - The voltage difference between the switching points of the device. See Lower Input Threshold Vol- ΔVTH tage and Upper Input Threshold Voltage. Input. Input Bias Current - The average of the two input currents with no signal applied. (nA or pA) BIAS Input Bias Current Drift - The change in input bias current with temperature supply voltage, or time. (ΔΙΒΙΑS/ ΔT , ΔV_S , Δt) CIN Input Capacitance — The equivalent capacitance of either input with the other input grounded. (pF) VIH Input HIGH Voltage - The range of input voltages that represents a logic HIGH in the system. ٧c Input Clamp Diode Voltage - The most negative voltage at an input when 18 mA is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal. **CMVR** Input Common Mode Voltage Range - The range of common mode input voltage over which the device will operate within specifications, (V) Input Current - The current flowing into the input with a specified voltage applied to the input. 1IN Input Current at Maximum Input Voltage - The current into a TTL or DTL input with the absolute maximum allowed input voltage applied to the input. Input Forward Current - See Input LOW Current. 1F Input HIGH Current — The current flowing out of an input when a specified LOW voltage is applied. ΉН Input HIGH Voltage — The range of input voltages that represents a logic HIGH in the system. VIH Input Latch Voltage - See Input Clamp Diode Voltage. Input LOW Current - The current flowing out of an input when a specified LOW voltage is applied. 11L VIL Input LOW Voltage — The range of input voltages that represents a logic LOW in the system. Input Noise Voltage - The rms noise voltage present at the amplifier output divided by the gain of the amplifier, measured with the inputs connected to ground through a low resistance.(en) los Input Offset Current - The difference in current into the two input terminals with the output voltage at zero. In a comparator, it is the difference between the two input currents with the output at the logic threshold voltage. Also, it is defined as the difference in input currents required to give equal output currents from a matched pair of devices. (nA or pA) Input Offset Current Drift - The change in input offset current produced with time, voltage or temperature. ΔΙος/ΔΤ ΔV , Δt (pA/°C, V, s) ΔV , Δt

Input Offset Voltage - The voltage applied between the input terminals to obtain zero output voltage. In Compar-

Vos

3

GLOSSARY (Cont.)

ators, it is the voltage applied to the input terminals to give the logic threshold voltage at the output. It is also defined as the input voltage differential required to give equal output currents from a matched pair of devices. (mV)

 $\Delta V_{OS}/\Delta T$, ΔV , Δt

Input Offset Voltage Drift – The change in input offset voltage with time, voltage or temperature. (μ V/°C, V, s)

Input-Output Voltage Differential — The voltage range between the unregulated input voltage and the regulated output voltage in which a regulator operates within specifications.

RiN Input Resi

Input Resistance — The equivalent resistance seen looking into either input terminal with the other terminal

grounded. (M Ω)

Input Reverse Current – See Input HIGH Current. (μΑ)

Input to Output Delay - See Propagation Delay.

VIN Input Voltage — The voltage potential between the input terminal and the device ground reference. (V)
VIN(MIN) Input Voltage (Min) — The minimum voltage required to bias the reference to specification limits. (V)

VIN(MIN) Input Voltage (Min) — The minimum voltage required to bias the reference to specification limits. (V)

VIN Input Voltage Range — The range of voltage on an input terminal over which the device operates as specified. (V)

Large Signal Voltage Gain — The ratio of the output voltage swing to the change in input voltage required to drive the output from zero to this voltage.

ΔVOUT/ΔVIN Line Regulation — The change in output voltage for a specified change in input voltage. (mV or %)

Linearity - The deviation of the characteristic from a straight line.

ΔVOUT/ΔIL Load Regulation - The change in output voltage for a specified change in load current. (mV or %)

L LOW - Applying to a LOW voltage level.

tLZ LOW to Disable — The delay time from a control input change to the three-state output LOW-level to high-impedance transition (measured at 0.5V change).

VILMAX Maximum input LOW voltage — The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.

VIHMIN Minimum input HIGH Voltage — The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.

VT— Negative-going Threshold Voltage — The input voltage of a variable threshold device that is interpreted as a VIL as the input transition falls from above VT+(MAX)

Negative Current - Current flowing out of the device.

NF Noise Figure — The ratio of the input signal-to-noise ratio to the output signal-to-noise ratio. Usually expressed as common log. (dB)

1/F Noise — The noise measured at a specified low frequency below the frequency range where the device noise spectrum is essentially flat. (nV)

AVOL Open Loop Voltage Gain — The ratio of the output signal voltage to the differential input signal voltage, with no feedback applied. (dB or V/mV)

Oscillator Control Sensitivity - The ratio of the change in oscillator frequency to the change in control voltage causing it.

Oscillator Pull-In Range — The range of free-running frequency over which the oscillator is locked to the incoming signal.

O Output.

Output Common Mode Voltage — The arithmetic mean of the two output voltages for devices with differential outputs.

10H Output High Current — The current flowing out of an output which is in the HIGH state.

VOH

Output HIGH Voltage — The minimum voltage at an output terminal for the specified output current IOH and at

the minimum value of VCC.

VOL Output Low Voltage — The maximum voltage at an output terminal sinking the maximum specified load current

IOL and at the minimum value of VCC.

Zo Output Impedance – The equivalent impedance seen looking into the output terminal. (Ω)

ICEX Output Leakage Current - The leakage current into the output transistor at the specified output voltage potential

for uncommitted or open-collector outputs. (µA)

IOL Output LOW Current – The current flowing into an output which is in the LOW state.

GLOSSARY (Cont.)

Output Noise Voltage - The rms value of the noise voltage measured at the output with constant load current and eno no input ripple. (μV) Output Off Current HIGH - The current flowing into a disabled 3-state output with a specified HIGH output vol-IOZH Output Off Current LOW - The current flowing out of a disabled 3-state output with a specified LOW output vol-JOZL tage applied. Output Offset Voltage - The voltage difference between the two outputs with both inputs grounded. Output Resistance - The small signal ac resistance seen looking into the output with no feedback applied and the Ro output do voltage near zero. For comparators, it is the resistance seen looking into the output with the do output level at the logic threshold. (Ω) Output Saturation Voltage - The dc voltage between output and ground in the saturated condition. Output Short Circuit Current - The current flowing out of an output which is in the HIGH state when that output ISC is short circuited to ground (or other specified potential). ISINK Output Sink Current - The maximum current into the collector of an open-collector device. (mA) **VOUT** Output Voltage — The voltage present at the output terminal referred to ground. (V) Output Voltage Range - The range of output voltages over which the specifications apply. (V) Δ∨ουτ Output Voltage Swing - The peak output voltage swing, referred to zero, that can be obtained without clipping **±Vout** the output voltage waveform. (V) Overshoot - The difference between the peak amplitude of the output and the final value of the output divided by the output times 100%. (%) Peak Output Current — The maximum current delivered by the device for a period too short for thermal protection IOUT(Pk) to be activated. (A) Phase Margin - The difference between 180° and the phase shift at the frequency where the open loop gain equals unity. VT+ Positive-going Threshold Voltage — The input voltage of a variable threshold device that is interpreted as a VIH as the input transition rises from below V_T_(MIN). Pulse Width - The time between the leading and trailing edges of a pulse. tPW The maximum frequency at which the maximum output can be maintained without signifi-Power Bandwidth cant distortion. Power Consumption — The dc power required to operate the device under no load conditions. Power Dissipation (Max) - The maximum power that can be dissipated in the device with a given heat sink beyond PD(MAX) which the device may not perform to specification. (mW) ISS Power Supply Current - The current required from the power supply to operate the amplifier with no load and no signal applied, (mA) **PSRR** Power Supply Rejection Ratio - The ratio of the change in input offset voltage to the change in power supply voltage producing it. $(\mu V/V)$ Power Supply Sensitivity - The ratio of the change of a specified parameter to the change in supply voltage. Propagation Delay - The time interval between application of an input voltage step and its arrival at the output. tpd Quiescent Current — That part of a regulator input current that is not delivered to the load. (mA) ΙQ Quiescent Output Current - The output current with no signal applied to the input. Reference (Control) Current - The current drawn or supplied by the reference (control) terminal. (µA) IREF Reference Voltage - The output of the reference amplifier measured with respect to the negative supply. (V) VREF Response Control Input Current - The current flowing out of the response control pin that is available to charge IRIN the response control capacitor. Response Time - The interval between the application of an input step function and the time when the output tresp voltage crosses the logic threshold level. (ns) Reverse Recovery Time - The time taken for the reverse recovery current to fall to a specified value after removal trr of the reverse bias under specified conditions. (ns) Release Time - The time interval for which a signal may be indeterminant at one input terminal before an active tR transition occurs at another input terminal. (The release time falls within the set-up time interval and is specified

by some manufacturers as a negative hold time).

GLOSSARY (Cont.)

Ripple Rejection — The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

Rise Time — The time interval required for a signal to rise from 10% to 90% of its final amplitude. (ns or µs)

Settling Time — The time from a step change of input to the time the corresponding output settles to within a specified percentage of the final value. (ns)

Set-up Time — The time interval for which a signal must be applied and maintained at one input terminal before an active transition occurs at another input terminal.

Short-Circuit Current Limit — The output current of a regulator with the output shorted to common (ground).

(mA)

Short-Circuit Load Current — The maximum output current which the device will provide into a short-circuit.

Slew Rate — The maximum rate of change of output under large signal conditions. ($V/\mu s$)

Standby Current Drain — The supply current drawn by a regulator with no output load and no reference voltage load (see Quiescent Current).

Storage Time — The propagation delay due to stored charge in the transistor. (ns)

Strobe Activation Voltage — The voltage applied to the strobe terminal beyond which the device does not respond to the conditions at the input terminals. (V)

IStrobe Strobe Current - The maximum current taken by the strobe terminal during activation. (µA)

Strobe Release Time - The time required for the outputs to rise to the logic threshold voltage after the strobe terminal has been activated.

Strobed Output Level — The dc output voltage, independant of input voltage, with the voltage on the strobe terminal in excess of the strobe activation voltage. (V)

Supply Current – The current flowing into the VCC supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.

Supply Regulation — The change in internal device supply voltage for a specified change in external power supply voltage.

Supply Voltage — The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

Supply Voltage Rejection Ratio - See Power Supply Rejection Ratio.

Switching Speed - See Propagation Delay.

The propagation delay time from an input change to an output LOW-to-HIGH transition.

The propagation delay time from an input change to an output HIGH-to-LOW transition.

Temperature Coefficient - See Average Temperature Coefficient of specific parameter.

△Vout/△TA Temperature Stability - The percentage change in output voltage over a specified ambient temperature range

(V/°C)

tr

tς

SR

ts

ICC

VCC

tPHL

Αv

Terminating Resistance — The resistance normally used to provide a termination to a transmission line.

VTH Threshold Voltage — The input voltage at which the output logic level changes state. (V)

fMAX Toggle Frequency/Operating Frequency — The maximum rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.

circuit. Above this frequency the device may cease to function

THD Total Harmonic Distortion — The rms value of the harmonic content of a signal expressed as a percentage of the rms value of its fundamental.

Transient Response — The closed loop step function response of the circuit under small signal conditions.

Transition Time, HIGH to LOW Output — See Fall Time. Transition Time, LOW to HIGH Output — See Rise Time.

Turn-on Time — See Propagation Delay Time, HIGH to LOW Output. (ns)

ft Unity Gain Bandwidth - The frequency at which the open loop gain is reduced to unity. (MHz)

VTH+ Upper Threshold Voltage - The input voltage that causes the output to change logic stage, when the input voltage

is increasing in a device with hysteresis.

Voltage Gain -- The ratio of the output voltage to the input voltage under small signal conditions. For comparators, it is the ratio of the change in output voltage to the change in voltage between the input terminals, with the dc output in the vicinity of the logic threshold. (dB or V/mV)

SOUTHEAST AREA SURVEYS AREA (1000-00-40) 1750 Proves (1000-00-40) 1750 Proves (1000-00-40) 1750 Proves (1000-00-40) 1750 Prove (1000-00-40) 1750 Prove (1000-00-40) 1750 Prove (1000-00-40) 1750 Proves (1000-00-40) 1750 Pro	Authorities Weld Down VI List Companying Man Program The Poly 255 Authorities Well Poly 255 Authorities Well Poly 255 Authorities Well Poly 255 Authorities Well Poly 255 Authorities Well Poly 255 Authorities Well Poly 255 Authorities Well Poly 255 Authorities Well 255 Authorities W	The Court of the C	Help to the control of the control o
HORTIGEAST AREA Acressed States Devices 300 New Bassers Part 16 Acris 1833 1234 16 Acris 1833 1234	MARIN Line (Decor K K Astronom Communication	Control (Eccount) Sal James Decount (Eccount	Dough Edge A Co. 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 134 Survey Law 135 Survey Law 136 Survey Law 137 Survey Law 137 Survey Law 138 Survey L
MEDALLANTE AERA Advanced Debtes On Pogarines Real	Advanced less Oprosa have Elevente Doors Bare Elevente Doors Foort Less Same 128 D. DOO SALLAN Verroper Veet Cleman 1 e 01 (42 102)	SARIE STORY CONTROL OF THE STO	Sections are also and a person
MACROSCA AREA ASSOCIATION (ACCOUNTS ASSOCIAT	Outstant become the control of the c	THE STATE OF THE S	ELLIDORS CANA SART IN PROCEEDING TO THE CONTRIBUTION OF THE CONT
ESENTATIVES MOTITORIST ASIA ANNOTATION REPORTS SAN GAR Downed SAN GAR Downed SAN GAR Downed For 1400 7271500 For 1	International Sales Offices TRACE TR	The state of the s	à de la companya de l
SALES OFFICES AND FIERS BOTTOWN AND AND AND AND AND AND AND AND AND AN	Advanced Micro Davices in BELOXIS uses Deces Asserts Tension 112 tes 8 of Tension 112 115 Davies Bayon 116 EX 61029	International Sales Representational Sales Representational Sales Representational Sales Representational Sales Representational Sales Representations of the Sales Sale	LB. and Condition Sales Rata Analysis of the Condition Sales Rata Condit

U.S. AND CANADIAN STOCKING DISTRIBUTORS

ALABAMA Hamilton:Avnet Electronics 805 Oster Or. N.W. Huntsville, Alabama 35805 Tel. (205) 533-1170

Hall-Mark Electronics 4739 Commercial Drive Huntsville, Alabama 35805 Tel: (205) 837-8700

ARIZONA Liberty Electronics 8155 North 24th Avenue Phoenix, Arizona 85021 Tel: (602) 249-2232

Hamilton/Avnet Electronics 2615 S. 21st Street Phoenix, Anzona 65034 Tel: (602) 275-7851 TWX: 910-951-1535

CALIFORNIA CALIFORNIA
Avnet Electronics
350 McCormick Avenue
Irvine Industrial Complex
Costa Mesa, California 92626
Tal. (714) 754-6084
TWX 910 595-1928

Bell Industries 1161 N. Fairoaks Avenue Sunnyvale, Celifornia 94086 Tel. (408) 734-8570 TWX: 910-339-9378

Elmar Electronics 2288 Charleston Road Mountain View, Catifornia 94042 Tel: 1415] 961-3611 TWX: 910 379 6437

Hamiton Electro Sales 10912 W Washington Blud Cuher City, California 90230 Tal. 1213 I 558 2100 (714) 522-8220 TWX 910.340.6364 910.340.7073 TELEX 67-36-92

Hamiton Avnet Electronics 1175 Bordeaux Sunnyvale, Castomia 94086 Tel. (408) 743-3300 TWX: 910-339-9332

Hamiton Avnet Electronics 8917 Complex Drive San Diego, California 92123 Tel. (714) 279 2421 TELEX 69:54-15

Schweber Electronics 17811 Gillette Irvine California 92714 Tel: (213) 537-4320 TWX: 910-595-1720

Liberty Electronics 124 Maryland Avenue El Segundo, CA 90545 Tal (213) 322/8100 TWX 910/348/7140 910/348/7111

CANADA Hamilton Aynet Electronics Hamilton Avnet Electronics 2670 Paulus St. Laurent, Quebec, Canada H4S1G2 Tel. (514) 331-6443 TWX: 610-421-3731

Hamilton Avnet Electronics 6291-16 Dorman Road Mississauga, Ontario, Canada L4V1H2 Tel: (416) 677-7432 TWX 610-492-8867

HamitoniAvnet Electronics 1735 Courtwood Crescent Ottawa: Ontario, Canada K2C3JZ Tel. (613) 226-1700 TWX 610-562-1906

RAE Electronics 1629 Main Street Vancouver, Brinsh Columbia, Canada V6A2W5 Tel. (604) 687/2621 YELEX 0454550

Futura Electronics 5647 Farner Street Montreal, Quebec, Canada H4P2K5 Tel: (514)725-5775 TWX 610 421-3251 05:827789

Downsview, Ontario Canada M3H 5S9 Tel: (416) 663 5563

Future Electronics Baxler Centre 1050 Baxter Rd Offawa, Ontario Canada K2C 3P2 Tel. (613) 820-9471

COLORADO Elmar Electronics 6777 E 50th Avenue Commerce City, Colorado 80022 Tel: (303) 287-9611 TWX 910-936-0770

Hamilton/Avnel Electronic 5921 N. Broadway Denver, Colorado 60216 Tel: (303) 534-1212 TWX: 910-931-0510

Weatridge Colorado 80033 Tel (303) 424-1985 TWX 910-938-0393

CONNECTICUT
Hamilton/Avnat Electronics
643 Danbury Road
Georgetown, Connecticul 06829
Tel (203) 762-0361

Schweber Electronics Schweber Electronics
Finance Drive
Commerce Industrial Park
Danbury, Connecticut 06810
Tel. (202) 792-0500

Arrow Electronics 295 Treadwell Street Hamden, CT 06514 Tel: (203) 248-3801 TWX 710-465-0780

Wilshire Electronics 2554 State Street Hamden, Connecticut 06517 Tel. (203) 281-1166 TWX 710-465 0747

FLORIDA FLORIDA Arrow Electronics 115 Palm Road N W Surle 10 Palm Bay, Florida 22905 Tel: (305) 725-1480

Arrow Electronics 1001 N.W. 62nd St., Suite 402 Ft. Lauderdale, Florida 33300 Tel. (305) 776 7790

Hall Mark Electronics 7233 Lake Ellenor Dr Orlando, Flora 32809 Tel. (305) 855-4020 TWX 810-850-0183

Hamilton Avnet Electronics 6800 N.W. 20th Ave FI. Lauderdale, Florida 33309 Tel. (305) 971-2900

Hamilton Avnet Electronics 3197 Tech Drive North St. Petersburg, Florida 33702

Schweber Electronics 2830 North 28 Terrace Hollywood, Florida 33020 Tel (305) 927-0511 TWX 510-954-0304

GEORGIA GEORGIA
Arrow Electronics
3406 Calc Ctfl Road
Doraville, GA 30340
Tel (404) 455-4054
TWX 810-757-4213
HamiltoniAvnet Electronics
6700 1:85
Surfa 28
Norcross, Georgia 30071
Tel (404) 448:0800

Schweber Electronics 4126 Pleasantdale Road Atlanta, Georgia 30340 Tel: (404) 449-9170

ILLINOIS
Arrow Electronics
492 Lunt Avenue
Schaumburg, Illinois 60193
Tel: (312) 893-9420

Hamiton Avnet Electronics 3901 North 25th Avenue Schiller Park, Illinois 60176 Tel: (312) 678-6310 TWX: 910-227-0060

Schweber Electronics 1275 Brummel Avenue Elk Grove Village, filmois 60007 Tel: (312) 593-2740 TWX: 910/222-3453

TWX 910-222-3453
KANSAS
Hall-Mark Electronics
11870 West 91st Street
Congleton Industrial Park
Shawnee Mission, Kansas 56214
Tet 19131 888 4747
TWX 510-928-1831

Hamilton Avnet Electronics 9219 Quivira Road Overland Park, Kansas 66215 Tel. (913) 888-8900

MARYLAND MARYLAND Arrow Electronics 4801 Benson Avenue Baltimore, Maryland 21227 Tel: (301) 247-5200

Hall-Mark Electronics 665 Amberton Drive Baltimore, Maryland 21227 Tel. (301) 796-9300 TWX 710.862.1942

Hamilton:Avnet Electronics 7235 Standard Drive Hanover, Maryland 21076 Tel (301) 796 5000 WX 717 Feb. 1881

Schweber Electronics 9218 Gaither Rd Gaithersburg, MD 20760 Tel (301) 840-5900

MASSACHUSETTS Arrow Electronics 96D Commerce Way Waterin, Massachusetts 01801 Tel: (617) 900 8130

Hamilton Avnet Electronics 100 East Commerce Way Woburn, Massachusetts 01801 Tel: (817) 933-8020 TWX: 710-393-1201

Schweber Electronics 25 Wiggins Road Bedford, Massachusetts 01730 Tel: {617} 275-5100

Wilshire Electronics One Wilshire Road Burlington, Massachusetts 01803 Tel. (817) 272-8200 TWX 210-332-6359

MICHIGAN Arrow Electronics 3921 Varsity Drive Ann Arbor, Michigan 48104 Tel: (313) 971 6220 TWX 810:223 6020

Hamiton Avnet Electronics 32487 Schoolcraft Livonia Michigan 48150 Tel: (313) 522-5700 TWX: 810-242-8775

Schweber Electronics 33540 Schoolcraft Livonia, Michigan 48150 Tel: (313) 525 8100

Brownesora 9700 Newton Avenue South Bloomington, Minnesota 55431 Tel. (612) 888/5522

Hall-Mark Electronics 9201 Penn Avenue South Suite 10 Bloomington, Minnesota 55431 Tel. (612) 884-9056 TWX 910-576-3187

Hamilton Avnet Electronics 7449 Cahill Rd Edina, Minnesota 55435 Tel: 16121 941 3801

Schweber Electronics 7402 Washington Avenue South Eden Prairie, Minnesota 55343 Tel: (612) 941-5280

MISSOURI Hall-Mark Electronics 13789 Rider Trail Earth City, Missouri 6 Tel: (314) 291-5350 TWX: 910-760-0671 un 63045

Hamilton Avnet Electronics 364 Brookes Lane Hazelwood, Missouri 63042 Tal. (314) 731-1144 TELEX. 44 23 46

NEW JERSEY Arrow Electronics
Pleasant Valley Road
Moorestown, New Jersey 08057
Tel: (609) 235-1900

Arrow Electronics 285 Midland Ave Saddle Blook, NJ Tel (201) 797-5800 TWX 710-988-2206

Hamiton Avnet Electronics 10 Industrial Road Fairfield, NJ 07006 Tel: (201) 575-3390

Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park ML Laurel, New Jersey 08057 Tel: (609) 234-2133

Schweber Electionics 43 Belmont Drive Somerset, New Jersey 08873 Tel. (201) 469-6008 TWX 710-480-4733

Wilshire Electronics 1111 Paulison Avenue Clifton, New Jersey 07015 Tel: (201) 340-1900 TWX: 710-989-7052

NEW MEXICO Bell Industries 121 Elizabeth N.E. Albuquerque, New Mexico. 87123 Tel. (505) 292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics 2450 Baylor Drive S.E. Albuquerque, New Mexico 87119 Tel. (505) 765-1500

NEW YORK NEW YORK Arrow Electronics 900 Broad Hollow Road Farmingdala, New York 11735 Tel: (516) 694-6800

Hamilton Avnet Electronics 167 Clay Road Rochester, New York 14623 Tel. (716) 442-7820

Hamilton Avnet Electronics 70 State Street Westbury L.I., New York 11590 Tel: (516) 333-5800 TWX: 510-222-8237

Hamilton Avnet Electronics 6500 Joy Road E Syracuse, New York 13057 Tel. (315) 437-2642 TWX 710 541-0959

Schweber Electronics 2 Town Line Circle Rochester, New York 14623 Tel. (716) 461-4000

Schweber Electronics Jericho Turnpike
Westbury, New York 11590
Tell (516) 334-7474
TWX 510-222-9470
510-222-3660

Summit Distributors, Inc 916 Main Street Buffalo, NY 14202 Tel. (716) 684-3450 TWX: 710-522-1692

Wilshire Electronics 110 Parkway South Hauppauge Long Island, NY 11787 Tel. (516) 543-5599

Wilshire Electronics 1260 Scottsville Road Rochester, NY 14623 Tel: (716) 235-7620 TWX: 510-253-5226

Wilshire Electronics 10 Hooper Road Endwell, NY 13760 Tel: (607) 754-1570 TWX: 510-252-0194

NORTH CAROLINA Arrow Electronics 1377-G South Park Drive Kernersville, NC 27284 Tel. (919) 996-2039

Hall-Mark Electronics 1208 Front Street, Building I Releigh, North Carolina 276/ Tel: (919) 632-4465 TWX: 510-928-1831

Hamilton Avnet Electronics 2803 Industrial Drive Rateigh, NC 27609 Tel: [919] 829-8030

Electronics Arrow Electronics 6238 Cochran Solon, Ohio 44139 Tel. (216) 248-3990

Arrow Electronics 3100 Plainfield Road Kettering, Ohio 45432

Hamilton Avnet Electronics 954 Sonate Drive Dayton, Ohio 45459 Tel: (513) 433-0610 TWX: 810-450-2531

Hamilton/Avnet 761 Beta Drive, Suite E Cleveland, Ohio 44143 Tel. (216) 461-1400

Schweber Electronics 23880 Commerce Park Road Beachwood, Ohio 44122 Tel. (216) 464-2970

Sheridan/Cincinnati 10 Knolicrest Drive Cincinnati, Ohio 45222 Tel (\$13) 761-5432 TWX 810 461-2670

OKLAHOMA Hall Mark Electronics 4846 South 83rd E. Avenue Tulsai, Oklahoma 74145 Tel. (918) 835-8458 TWX. 910-845-2290

PENNSYI VANIA PENNSYLVANIA Hall-Mark Electronics 458 Pike Road Pike Industrial Park Hunlingdon Valley, Pennsylvania 19006 Tel (215) 355-7300 TWX 510-667-1750

Schweber Electronics 101 Rock Road Horsham, Pennsylvania 19044 Tel. (215) 441-0600

TEXAS Hall-Mark Electronics 9333 Forest Lane Datas, Texas 75231 Tel. (214) 234-7300 TWX 910-887-4721

Hall-Mark Electronics 8000 Westglen Houston, Texas 77063 Tel. (713) 781 6100 TWX 910 881 2711

Hall-Mark Electronics 10109 McKalla Drive Surte F Austin, Texas 78758 Tel. (512) 837-2814 TWX 910-874-2010

Hamilton Aynel Electronics 4445 Sigma Road Dallas, Tel-as 75240 Tel: (214) 661-8661 TELEX 73-05-11

Hamilton Avnet Electronics 3939 Ann Arbor Street P.O. Box 42802 Houston, Texas 77042 Tel. (713) 780:1771

Schweber Electronics 14177 Proton Road Dallas, Texas 75240 Tal. (214) 661-5010 TWX 910-860-5493

Schweber Electronics 7420 Harwin Drive Houston, Texas 77036 Tel. (713) 784 3600

Bell Industries 2258 South 2700 West Salt Lake Cey Utah 84119 Tel: (801) 972-6969 TWX: 910-925-5686

Hamilton Avnet Electronics 1585 West 2100 South Sell Lake City Utah 84119 Tel: (801) 972-2800

WASHINGTON Hamilion Avnet Electronics 14212 N.E. 21st Street Bellevue Washington 98005 Tel. (206) 746-8750 TWX 910-443-2449

Liberty Electronics 1750-132nd Avenue N.E. Bellevue Washington 98005 Tel: (208) 453-8300

R.A.E. Industrial Electronics. Ltd Meridian Storage Park 4653 Guide Meridian Road Bellingham. Washington. 98225

WISCONSIN Arrow Electronics 434 W. Rawson Avenue Oak Creek. Wisconsin 53154 Tel. (414) 764-6600 TWX: 910-262-1193

Hamilton Aynet Electronics 2975 Moorland Road New Berlin Wisconsin 531 Tel: (414) 284-4510 ın 53151



ADVANCED MICRO DEVICES, INC. 901 Thompson Place Sunnyvale California 94086 (408) 732-2400 TWX 910-339-9280 TELEX 34-6306 TOLL FREE (800) 538-8450



